专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

11. 发明授权

US07120823B2 Method and apparatus for recovering logical partition configuration data 有权
标题翻译：用于恢复逻辑分区配置数据的方法和装置
公开(公告)号：US07120823B2
公开(公告)日：2006-10-10
申请号：US10418468
申请日：2003-04-17
申请人： Robert Kimberlin Foster , Charles Andrew McLaughlin , Joy Mei-Jen Underhill , Christine Wang
发明人： Robert Kimberlin Foster , Charles Andrew McLaughlin , Joy Mei-Jen Underhill , Christine Wang
IPC分类号： G06F11/00
CPC分类号： G06F11/142 , G06F11/1446
摘要： The present invention provides a method, apparatus, and computer instructions for recovering an image of partition configuration information data for a set of partitions having at least one affinity partition in a logical partition data processing system. (Damage to an image of partition configuration data is detected. Current partition data is compared with a backup partition data. A merger of the current partition configuration data is made with the backup logical partition data if a conflict is present between the current partition configuration data and the backup partition data. The merger is performed in a manner avoiding stopping an operation on a running partition in the set of partitions.
摘要翻译：本发明提供一种用于在逻辑分区数据处理系统中恢复具有至少一个亲和度分区的一组分区的分区配置信息数据的图像的方法，装置和计算机指令。（检测到分区配置数据的图像损坏）将当前分区数据与备份分区数据进行比较，如果当前分区配置数据之间存在冲突，则将当前分区配置数据与备份逻辑分区数据进行合并和备份分区数据，以避免停止在该组分区中的运行分区上的操作的方式来执行合并。

12. 发明授权

US06938114B2 Method and apparatus for managing access to a service processor 失效
标题翻译：用于管理对服务处理器的访问的方法和装置
公开(公告)号：US06938114B2
公开(公告)日：2005-08-30
申请号：US09798165
申请日：2001-03-01
申请人： Robert Kimberlin Foster , Casey Lee McCreary , Charles Andrew McLaughlin , David R. Willoughby
发明人： Robert Kimberlin Foster , Casey Lee McCreary , Charles Andrew McLaughlin , David R. Willoughby
IPC分类号： G06F9/46 , G06F9/50 , G06F12/00 , G06F12/14
CPC分类号： G06F9/526 , G06F9/5077 , G06F2209/522
摘要： A method, apparatus, and computer implemented instructions for providing a plurality of terminals access to a service processor located within the data processing system. A first indication is returned if the service processor is unlocked in response to receiving a request from a terminal to provide a terminal within the plurality of terminals sole access to access the service processor. The service processor is locked to provide the terminal sole access to service processor in response to receiving a request to provide a terminal sole access to access the service processor. In response to receiving a request to provide a terminal sole access to access the service processor, a second indication is returned if the service processor is locked.
摘要翻译：一种用于提供多个终端访问位于数据处理系统内的服务处理器的方法，装置和计算机实现的指令。如果服务处理器响应于接收到来自终端的请求而提供多个终端中的终端的唯一访问来访问服务处理器，则返回第一指示。服务处理器被锁定以响应于接收提供终端唯一访问以访问服务处理器的请求而提供对服务处理器的终端唯一访问。响应于接收到提供终端唯一访问以访问服务处理器的请求，如果服务处理器被锁定，则返回第二指示。

13. 发明授权

US06728668B1 Method and apparatus for simulated error injection for processor deconfiguration design verification 失效
标题翻译：用于处理器解配置设计验证的模拟错误注入的方法和装置
公开(公告)号：US06728668B1
公开(公告)日：2004-04-27
申请号：US09434876
申请日：1999-11-04
申请人： Alongkron Kitamorn , Charles Andrew McLaughlin , Camvan Thi Nguyen , Jayeshkumar M. Patel
发明人： Alongkron Kitamorn , Charles Andrew McLaughlin , Camvan Thi Nguyen , Jayeshkumar M. Patel
IPC分类号： G06F944
CPC分类号： G06F11/261 , G06F11/2736
摘要： A method and apparatus for simulated error injection for processor deconfiguration design verification is provided. A simulated error condition request is received from a user through software, such as the operating system executing in the multiprocessor data processing system. In response to the requested simulated error condition, an error condition is injected into a processor of the multiprocessor data processing system via instruction execution. In response to the detection of the error condition and execution of error-path code, a processor is deconfigured. The error condition may be injected by executing an instruction to set an error condition bit in an error condition register.
摘要翻译：提供了一种用于处理器解配置设计验证的模拟错误注入的方法和装置。通过诸如在多处理器数据处理系统中执行的操作系统的软件从用户接收到模拟错误条件请求。响应于所请求的模拟错误条件，通过指令执行向多处理器数据处理系统的处理器注入错误状况。响应于错误状况的检测和错误路径代码的执行，处理器被解配。可以通过执行在错误状态寄存器中设置错误条件位的指令来注入错误状况。

14. 发明授权

US06557121B1 Method and system for fault isolation for PCI bus errors 失效
标题翻译：使用递归分类的PCI总线错误故障隔离方法和系统
公开(公告)号：US06557121B1
公开(公告)日：2003-04-29
申请号：US08829088
申请日：1997-03-31
申请人： Charles Andrew McLaughlin , Alongkorn Kitamorn
发明人： Charles Andrew McLaughlin , Alongkorn Kitamorn
IPC分类号： G06F100
CPC分类号： G06F11/221 , G06F11/2205 , G06F11/2273
摘要： Method and system aspects for fault isolation on a bus are provided. In a method aspect, a method for isolating a fault condition on a bus of a computer system, the computer system including an input/output (I/O) subsystem formed by a plurality of I/O devices communicating via the bus, includes categorizing, in a recursive manner, the I/O subsystem, and isolating a source of an error condition within the I/O subsystem. Further, the I/O subsystem communicates via a peripheral component interconnect, PCI, bus. In a system aspect, a computer system for isolating a fault condition on a PCI bus includes a processing mechanism, and an input/output mechanism, coupled to the processing mechanism, comprising a plurality of input/output devices and bridges coupled to a PCI bus and communicating according to a PCI standard. In addition, the system includes a fault isolation mechanism within the processing mechanism for identifying a source of an error condition in the input/output mechanism. Further, the fault isolation mechanism performs categorization of the input/output mechanism in a recursive manner.
摘要翻译：提供了总线故障隔离的方法和系统方面。在方法方面，一种用于隔离计算机系统的总线上的故障状况的方法，所述计算机系统包括由经由所述总线通信的多个I / O设备形成的输入/输出（I / O）子系统，包括分类以递归的方式，I / O子系统，并隔离I / O子系统中的错误状况的源。此外，I / O子系统通过外围组件互连，PCI，总线进行通信。在系统方面，用于隔离PCI总线上的故障状况的计算机系统包括耦合到处理机构的处理机构和输入/输出机构，包括耦合到PCI总线的多个输入/输出设备和桥接器并根据PCI标准进行通信。另外，该系统包括处理机构内的用于识别输入/输出机构中的错误状况的源的故障隔离机构。此外，故障隔离机构以递归的方式进行输入输出机构的分类。

15. 发明授权

US07197509B2 Method, system, and computer program product for managing persistent data across different releases 有权
标题翻译：用于在不同版本之间管理持久性数据的方法，系统和计算机程序产品
公开(公告)号：US07197509B2
公开(公告)日：2007-03-27
申请号：US10631054
申请日：2003-07-31
申请人： Robert Kimberlin Foster , Casey Lee McCreary , Charles Andrew McLaughlin , Christine I. Wang
发明人： Robert Kimberlin Foster , Casey Lee McCreary , Charles Andrew McLaughlin , Christine I. Wang
IPC分类号： G06F17/30
CPC分类号： G06F8/656 , Y10S707/99943
摘要： A method, system, and computer program product are disclosed for managing an application's persistent data across multiple different release versions of the application. A format for a memory area is defined wherein the persistent data will be stored according to a first release version of the application. The format is organized to permit the application running at different release versions to access the memory area. The memory area is accessed using the application that is running at a second release version. The memory area is divided into individually accessible sections. The format includes a template file for each section for each release version.
摘要翻译：公开了一种方法，系统和计算机程序产品，用于跨应用程序的多个不同版本的版本管理应用程序的持久数据。定义了存储区域的格式，其中永久数据将根据应用的第一版本版本被存储。该格式被组织以允许以不同版本版本运行的应用程序访问内存区域。使用正在运行的第二个版本的应用程序来访问内存区域。存储区域分为单独访问的区段。该格式包括每个版本的每个部分的模板文件。

16. 发明授权

US06516429B1 Method and apparatus for run-time deconfiguration of a processor in a symmetrical multi-processing system 失效
标题翻译：用于对称多处理系统中的处理器的运行时解配置的方法和装置
公开(公告)号：US06516429B1
公开(公告)日：2003-02-04
申请号：US09434767
申请日：1999-11-04
申请人： Douglas Craig Bossen , Alongkorn Kitamorn , Charles Andrew McLaughlin , John Thomas O'Quin, II
发明人： Douglas Craig Bossen , Alongkorn Kitamorn , Charles Andrew McLaughlin , John Thomas O'Quin, II
IPC分类号： G06F1100
CPC分类号： G06F11/2035 , G06F11/004 , G06F11/0724 , G06F11/076 , G06F11/079 , G06F11/2023 , G06F11/2028 , G06F2212/1032
摘要： A method and apparatus in a multiprocessor data processing system for managing a plurality of processors. Monitoring for recoverable errors in a set of processors is performed. Responsive to detecting a recoverable error for a processor in the set of processors, a determination is made as to whether the recoverable error indicates a trend towards an unrecoverable error. Responsive to a determination that the recoverable error indicates a trend towards an unrecoverable error, actions are initiated to stop the processor.
摘要翻译：一种用于管理多个处理器的多处理器数据处理系统中的方法和装置。执行一组处理器中的可恢复错误的监视。响应于检测处理器集合中的处理器的可恢复误差，确定可恢复误差是否表示朝向不可恢复误差的趋势。响应于确定可恢复错误指示出不可恢复的错误的趋势，启动动作以停止处理器。

17. 发明授权

US06243823B1 Method and system for boot-time deconfiguration of a memory in a processing system 失效
标题翻译：用于处理系统中存储器引导时解配置的方法和系统
公开(公告)号：US06243823B1
公开(公告)日：2001-06-05
申请号：US09165955
申请日：1998-10-02
申请人： Douglas Craig Bossen , Alongkorn Kitamorn , Charles Andrew McLaughlin
发明人： Douglas Craig Bossen , Alongkorn Kitamorn , Charles Andrew McLaughlin
IPC分类号： G06F15177
CPC分类号： G06F11/142
摘要： A method and system for deconfiguring software in a processing system is disclosed. In one aspect, a processing system comprises a central processing unit (CPU), and a memory coupled to the CPU. The memory includes a memory array and a memory controller for capturing information concerning the status of the memory array. The processing system includes a service processor for gathering and analyzing status information from the memory controller. The processing system also includes a nonvolatile device coupled to the CPU and the service processor. The nonvolatile device includes a deconfiguration area. The deconfiguration area stores information concerning the status of the memory array from the service processor. The deconfiguration area also provides information for deconfiguring at least a portion of the memory array during a boot time of the processing system. Accordingly, through the present invention, memory errors are detected during normal computer operations by error detection logic. This detection is utilized during any subsequent boot process by service processor and CPU boot firmware to deallocate the defective memory module. This is accomplished through the use of error status registers within the memory controller and through the use of a deconfiguration area in the nonvolatile device which provides information directly to the CPU boot firmware.
摘要翻译：公开了一种在处理系统中解除配置软件的方法和系统。在一个方面，处理系统包括中央处理单元（CPU）和耦合到CPU的存储器。存储器包括存储器阵列和用于捕获关于存储器阵列的状态的信息的存储器控制器。处理系统包括用于从存储器控制器收集和分析状态信息的服务处理器。处理系统还包括耦合到CPU和服务处理器的非易失性设备。非易失性器件包括解配置区域。解除配置区域从服务处理器存储关于存储器阵列的状态的信息。解配置区域还提供用于在处理系统的引导时间期间解除配置存储器阵列的至少一部分的信息。因此，通过本发明，通过错误检测逻辑在正常的计算机操作期间检测存储器错误。在任何后续引导过程中，服务处理器和CPU引导固件都会使用该检测来取消分配有缺陷的内存模块。这是通过使用存储器控制器内的错误状态寄存器并且通过使用非易失性设备中的解除配置区域来实现的，该非配置区域直接向CPU引导固件提供信息。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式