会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 91. 发明申请
    • Minimal area integrated circuit implementation of a polyphase interpolation filter using coefficients symmetry
    • 使用系数对称的多相插值滤波器的最小面积集成电路实现
    • US20060120494A1
    • 2006-06-08
    • US11215319
    • 2005-08-29
    • Aditya BhuvanagiriHarvinder SinghRakesh MalikNitin Chawla
    • Aditya BhuvanagiriHarvinder SinghRakesh MalikNitin Chawla
    • H04B1/10
    • H03H17/0275H03H17/0657
    • A minimal area integrated polyphase interpolation filter uses a symmetry of coefficients for a channel of input data. The filter includes an input interface block for synchronizing the input signal to a first internal clock signal; a memory block for providing multiple delayed output signals; a multiplexer input interface block for outputting a selected plurality of signals for generating mirror image coefficient sets in response to a second set of internal control signals, a coefficient block for generating mirror image and/or symmetric coefficient sets, and to output a plurality of filtered signals, an output multiplexer block for performing selection, gain control and data width control on said plurality of filtered signals, an output register block synchronizing the filtered signals, and a control block generating clock signals for realization of the filter and to delay between two channels to access a coefficient set, thereby minimizing hardware in the filter.
    • 最小面积集成多相插值滤波器使用输入数据通道的系数对称性。 滤波器包括用于使输入信号与第一内部时钟信号同步的输入接口块; 用于提供多个延迟输出信号的存储块; 多路复用器输入接口块,用于响应于第二组内部控制信号输出用于产生镜像系数组的所选择的多个信号,用于产生镜像和/或对称系数集的系数块,以及输出多个滤波器 信号,用于对所述多个滤波信号执行选择,增益控制和数据宽度控制的输出多路复用器块,同步滤波后的信号的输出寄存器块以及用于实现滤波器并在两个通道之间延迟的控制块 以访问系数集合,从而最小化过滤器中的硬件。
    • 92. 发明申请
    • Sample rate converter for reducing the sampling frequency of a signal by a fractional number
    • 采样率转换器,用于将信号的采样频率降低分数
    • US20060103555A1
    • 2006-05-18
    • US11272254
    • 2005-11-10
    • Gabriel Antonesei
    • Gabriel Antonesei
    • H03M7/00
    • H03H17/0275H03H17/0685
    • A sample rate converter reduces the sampling rate of a signal by a fractional number U/D, where U represents an up-sampling rate and D represents a down-sampling rate. The converter comprises an input for receiving an input data stream at a first rate and an FIR filtering stage. The FIR filtering stage comprises a set of D polyphase filter branches, each branch including a set of filter coefficients which operate on a sample of the input signal. The converter also comprises a commutative switch which selectively connects a sample of the input data stream to one of the polyphase filter branches, the switch being arranged to skip every U-1 filter branches during a cycle through the filter branches. An output outputs an output data stream at a second data rate which is lower than the first data rate.
    • 采样率转换器将信号的采样率降低了分数U / D,其中U表示上采样率,D表示下采样率。 转换器包括用于以第一速率和FIR滤波级接收输入数据流的输入。 FIR滤波级包括一组D多相滤波器分支,每个分支包括在输入信号的样本上操作的一组滤波器系数。 转换器还包括可选择性地将输入数据流的样本连接到多相滤波器分支之一的交换开关,该开关被布置成在通过滤波器分支的周期期间跳过每个U-1滤波器分支。 输出以低于第一数据速率的第二数据速率输出输出数据流。
    • 93. 发明授权
    • Reconfigurable digital filter having multiple filtering modes
    • 具有多种过滤模式的可重构数字滤波器
    • US06963890B2
    • 2005-11-08
    • US09871198
    • 2001-05-31
    • Santanu DuttaDavid Molter
    • Santanu DuttaDavid Molter
    • G06T5/20H03H17/02G06F17/10
    • H03H17/0275H03H17/0294
    • A hardware-configurable digital filter is adaptable for providing multiple filtering modes. In one embodiment, the digital filter includes a register-based array of logic circuitry, computational circuitry and mode selection circuitry. By reconfiguring data flow within the logic circuitry and the computational circuitry, the mode selection circuitry switches the digital filter between different ones of the multiple filtering modes. Each of the multiplication and addition logic circuits has outputs and inputs selectably coupled to the other of the multiplication and addition logic circuits along a Y direction, with the selectivity being responsive to the mode selection circuitry for arranging the registers as being functionally linear or functionally nonlinear. In a more specific embodiment the filtering modes include polyphase filtering and general purpose filtering applications (such as FIR filtering), and in another more specific embodiment the filtering modes include polyphase direct filtering, polyphase transposed filtering, and at least one general purpose filtering. A specific example application of the above type of digital filter is directed to filtering video pixel components, for example, in resizing a horizontal line of pixels.
    • 硬件可配置的数字滤波器适用于提供多种过滤模式。 在一个实施例中,数字滤波器包括基于寄存器的逻辑电路阵列,计算电路和模式选择电路。 通过重新配置逻辑电路和计算电路内的数据流,模式选择电路在多个滤波模式的不同之间切换数字滤波器。 乘法和加法逻辑电路中的每一个具有输出和输入,其可选择性地耦合到沿着Y方向的乘法和加法逻辑电路中的另一个,其选择性响应于模式选择电路,用于将寄存器布置为功能线性或功能非线性 。 在更具体的实施例中,滤波模式包括多相滤波和通用滤波应用(例如FIR滤波),并且在另一个更具体的实施例中,滤波模式包括多相直接滤波,多相转置滤波和至少一个通用滤波。 上述类型的数字滤波器的具体示例应用涉及滤波视频像素分量,例如,在调整水平线像素的大小中。
    • 95. 发明授权
    • Digital sample sequence conversion device
    • 数字采样序列转换装置
    • US06778106B2
    • 2004-08-17
    • US10184017
    • 2002-06-26
    • Thierry LenezEric Petit
    • Thierry LenezEric Petit
    • H03M700
    • H03H17/0275H03H17/0685
    • A device for automatically converting a digital sample sequence X(n) inputted at a first frequency fe and converted into an output digital sample sequence Y(m) at a second frequency fs which is smaller than fe. An interpolator-decimator assembly having a decimation rate equal to &ggr;, selected so as to correspond to the frequency offset fe/fs is based on a polyphased filter having p tables of q elements each, said filter being designed such that samples X(n) are input at the fe frequency and table components are activated according to clocking of a second clock derived from the fe clock and wherein one clock pulse is removed.
    • 一种用于自动转换以第一频率fe输入的数字采样序列X(n)并以小于fe的第二频率fs转换成输出数字采样序列Y(m)的装置。 具有等于​​γ的抽取率等于γ的内插器 - 抽取器组件基于具有每个q个元件的p个表的多相滤波器,所述滤波器被设计为使得样本X(n) 以fe频率输入,并且根据从时钟导出的第二时钟的时钟激活表分量,并且其中一个时钟脉冲被去除。