会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 92. 发明申请
    • Game Device and Game System
    • 游戏设备和游戏系统
    • US20080032759A1
    • 2008-02-07
    • US11659446
    • 2005-06-30
    • Kazuya Takahashi
    • Kazuya Takahashi
    • A63F9/00
    • A63F13/795A63F13/12A63F13/35A63F2300/408A63F2300/5566
    • A multi-player game system (100) includes a lobby server (3) and a plurality of game devices (A1, A2, . . . and B1, B2, . . . ). When there is a preceding entry game device in a competition waiting state, since the server device has already received an entry request from the preceding entry game device, the lobby server (3) indicates the preceding entry game device as an opponent to a new entry game upon receiving an entry list request from the new entry game device. This indication is issued irrespective of the round of the knockout competition in which each of the new entry game device and the preceding entry game device is. The game device manages the round of the knockout competition in which the game device is, progresses the game device to the next round on the basis of determination as to whether or not the game device has won, and causes a display of the game device to show an image corresponding to the round.
    • 多玩家游戏系统(100)包括大厅服务器(3)和多个游戏装置(A 1,A 2,...和B 1,B 2,...)。 当竞争等待状态中存在前述入场游戏装置时,由于服务器装置已经从前一入门游戏装置接收到进入请求,所以大厅服务器(3)将前一入门游戏装置指示为新条目的对手 从新进入游戏装置接收到条目列表请求的游戏。 不管新进入游戏装置和前一入门游戏装置中的每一个的淘汰赛的轮次如何,都会发出该指示。 游戏装置根据游戏装置是否已经赢得判定,管理游戏装置的淘汰赛的一轮,将游戏装置前进到下一轮,并使游戏装置的显示为 显示对应于该轮的图像。
    • 95. 发明授权
    • Plug connector
    • 插头连接器
    • US07066772B2
    • 2006-06-27
    • US10476079
    • 2002-04-26
    • Kazuya Takahashi
    • Kazuya Takahashi
    • H01R13/514
    • H01R9/032H01R9/0518H01R13/506H01R13/658H01R13/6592H01R43/24
    • An improved plug connector including a housing and a housing cover engaged to each other in a length direction i.e. axial direction of the plug. Since the engaging portion is not provided in the width direction of the plug, the dimension in the width direction of the plug connector can be reduced. The improved plug collector may include a plurality of grooves for fitting terminals formed in the axial direction of the housing, the terminals being covered by portion of the housing cover such that the plurality of grooves are closed at each end. As such, the resin used to overmold the housing/housing cover is prevented from flowing to the front end of the plug connector by way of the grooves. The improved plug connector may also include a shield case having a clamp portion that is made eccentric from the axis core of the shield case. Since the clamp portion is not provided in the axial direction of the shield case, the clamp portion does not prevent and/or hinder the housing from being easily inserted into the shield case. As such, the integration of the housing with the shield case is simplified.
    • 一种改进的插头连接器,包括壳体和在长度方向(即,插头的轴向)上彼此接合的壳体盖。 由于接合部未设置在插头的宽度方向上,所以能够减小插头连接器的宽度方向的尺寸。 改进的塞子收集器可以包括用于装配形成在壳体的轴向方向上的端子的多个槽,端子被壳体盖的部分覆盖,使得多个槽在每个端部处封闭。 因此,用于包覆模制壳体/壳体盖的树脂被阻止通过凹槽流到插头连接器的前端。 改进的插头连接器还可以包括具有从屏蔽壳体的轴芯偏心的夹持部分的屏蔽壳体。 由于夹持部未设置在屏蔽壳体的轴向上,所以夹持部不能防止和/或妨碍壳体容易地插入到屏蔽壳体中。 因此,壳体与屏蔽壳的集成被简化。
    • 96. 发明授权
    • Testing method of semiconductor integrated circuit and equipment thereof
    • 半导体集成电路及其设备的测试方法
    • US06654700B2
    • 2003-11-25
    • US09983331
    • 2001-10-24
    • Kazuya Takahashi
    • Kazuya Takahashi
    • G01R2728
    • G01R31/31937
    • A reference clock is inputted into a target IC from a reference clock generator, and an output signal whose frequency is minutely deviated is converted into binary digital output data by a digitizer to be stored in an area A of memory. A computing unit generates digital data having the same period as a reference clock to store the digital data in an area B of the memory. Ternary numeric data is obtained by subtracting data in the area B from data in the area A of the memory to be stored in an area C of the memory. Data in the area C is added to the numeric data every fixed time and is stored in an area D of the memory. An amplitude of a waveform of this data is proportional to the deviation amount of a frequency, and, a period thereof corresponds to one period of deviation amount of a frequency. It is possible to easily implement a test for a deviation amount and a period of a frequency by obtaining the relation between the amplitude and deviation amount beforehand.
    • 将参考时钟从参考时钟发生器输入到目标IC中,并且通过数字转换器将频率微小偏离的输出信号转换成二进制数字输出数据以存储在存储器的区域A中。 计算单元生成与参考时钟具有相同周期的数字数据,以将数字数据存储在存储器的区域B中。 通过从要存储在存储器的区域C中的存储器的区域A中的数据中减去区域B中的数据来获得三进制数值。 区域C中的数据每固定时间加到数字数据中,并存储在存储器的区域D中。 该数据的波形的振幅与频率的偏差量成比例,并且其周期对应于频率的偏差量的一个周期。 通过预先获得振幅和偏差量之间的关系,可以容易地实现偏差量和频率周期的测试。
    • 98. 发明授权
    • Testing method and apparatus of glitch noise and storage medium
    • 毛刺噪声和存储介质的测试方法和装置
    • US06549573B2
    • 2003-04-15
    • US09215193
    • 1998-12-18
    • Kazuya Takahashi
    • Kazuya Takahashi
    • H04B1700
    • H03M1/1095H03M1/12
    • An A/D converter executes an A/D conversion of an inputted signal having a ramp waveform in response to a clock signal and sequentially stores digital output data into memories. In response to the clock signal, the storage data is read out from the memories. In a calculator, from certain data, data whose phase is delayed by one clock from such data is subtracted and a peak value of a subtraction value is detected by a peak detector. When the peak value lies within a range of ±1, it is determined that no glitch noise occurs. When the peak value exceeds the range of ±1, it is decided that the glitch noise has occurred.
    • A / D转换器响应于时钟信号执行具有斜坡波形的输入信号的A / D转换,并将数字输出数据顺序存储到存储器中。 响应于时钟信号,从存储器读出存储数据。 在计算器中,从某些数据中减去其相位从这些数据延迟一个时钟的数据,并通过峰值检测器检测减法值的峰值。 当峰值在±1的范围内时,确定没有发生毛刺噪声。 当峰值超过±1的范围时,判定发生了毛刺噪声。