专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US5499379A Input/output execution apparatus for a plural-OS run system 失效
标题翻译：多OS运行系统的输入输出执行装置
公开(公告)号：US5499379A
公开(公告)日：1996-03-12
申请号：US8842
申请日：1993-01-25
申请人： Shunji Tanaka , Toru Ohtsuki , Hiroaki Sato , Hideo Sawamoto , Ryo Yamagata , Masaya Watanabe , Hidenori Umeno , Masatoshi Haraguchi
发明人： Shunji Tanaka , Toru Ohtsuki , Hiroaki Sato , Hideo Sawamoto , Ryo Yamagata , Masaya Watanabe , Hidenori Umeno , Masatoshi Haraguchi
IPC分类号： G06F13/10 , G06F9/318 , G06F9/455 , G06F9/46 , G06F9/48 , G06F9/00
CPC分类号： G06F9/3017 , G06F9/45558 , G06F9/4812 , G06F2009/45579
摘要： A plural-OS run system in which a plurality of operating systems (OSs) capable of operating on machines of different architectures, respectively, are allowed to run on one bare machine under the control of one control program (CP) or one control means. The input/output instruction and input/output interrupt of the operating system capable of running on a machine of the same architecture as that of the bare machine are directly executed on the bare machine without need for translation of the format. The input/output instruction and the input/output interrupt of the operating system adapted to run on a machine of the architecture differing from that of the bare machine are allowed to be directly executed while translating the format.
摘要翻译：一种多操作系统运行系统，其中可以在一个控制程序（CP）或一个控制装置的控制下，分别在不同架构的机器上操作的多个操作系统（OS）在一个裸机上运行。能够在与裸机相同架构的机器上运行的操作系统的输入/输出指令和输入/输出中断在裸机上直接执行，无需转换格式。允许在转换格式的同时直接执行适用于与裸机机架不同的架构的机器上运行的操作系统的输入/输出指令和输入/输出中断。

2. 发明授权

US5129071A Address translation apparatus in virtual machine system using a space identifier field for discriminating DATOFF (dynamic address translation off) virtual machines 失效
标题翻译：虚拟机系统中的地址转换装置，使用空间识别器字段来区分DATOFF（动态地址转换关闭）虚拟机
公开(公告)号：US5129071A
公开(公告)日：1992-07-07
申请号：US331756
申请日：1989-04-03
申请人： Ryo Yamagata , Hideo Sawamoto , Hidenori Umeno
发明人： Ryo Yamagata , Hideo Sawamoto , Hidenori Umeno
IPC分类号： G06F9/46 , G06F12/10
CPC分类号： G06F12/1036
摘要： An address translation apparatus is provided which has an address translation look-aside buffer with an entry composed of a real address field, virtual machine identifier field and space identifier field. For the translation look-aside buffer entry to be used by a general virtual machine which uses a plurality of address spaces, a virtual machine identifier for discrimination of a general virtual machine is stored in the virtual machine identifier field, and information used in discriminating an address space is stored in the space identifier field. For the translation look-aside buffer entry to be used by a dynamic address translation off (DATOFF virtual) machine which uses a single address space, an identifier commonly assigned to a group of DATOFF virtual machines is stored in the virtual machine identifier field, and a control block address used in discriminating a DATOFF virtual machine is stored in the space identifier field.
摘要翻译：提供了一种地址转换装置，其具有地址转换后备缓冲器，其具有由实际地址字段，虚拟机标识符字段和空格标识符字段组成的条目。对于由使用多个地址空间的通用虚拟机使用的翻译后备缓冲器条目，用于识别一般虚拟机的虚拟机标识符存储在虚拟机标识符字段中，并且用于区分地址空间存储在空间标识符字段中。对于使用单个地址空间的动态地址转换（DATOFF virtual）机器使用的翻译后备缓冲器条目，通常分配给一组DATOFF虚拟机的标识符存储在虚拟机标识符字段中，并且用于区分DATOFF虚拟机的控制块地址被存储在空间标识符字段中。

3. 发明授权

US4885681A I/O Execution method for a virtual machine system and system therefor 失效
标题翻译： I / O虚拟机系统及其系统的执行方法
公开(公告)号：US4885681A
公开(公告)日：1989-12-05
申请号：US691909
申请日：1985-01-16
申请人： Hidenori Umeno , Takashige Kubo , Nobutaka Hagiwara , Hiroaki Sato , Hideo Sawamoto
发明人： Hidenori Umeno , Takashige Kubo , Nobutaka Hagiwara , Hiroaki Sato , Hideo Sawamoto
IPC分类号： G06F9/455 , G06F9/46 , G06F12/08 , G06F12/10 , G06F13/10
CPC分类号： G06F13/10 , G06F9/45558 , G06F2009/45579
摘要： In a virtual machine system (VMS) capable of concurrently running at least one operating system (OS) under one real computer system and a control program (VMCP) for controlling the VMS, the object is to reduce the overhead produced for simulating VM I/Os by direct I/O execution. A VM information area of a real sub-channel control block has a status field in which a flag indicating that the sub-channel is dedicated or not is contained. When the flag is "0", it means that the sub-channel is dedicated to the VM and the sub-channel scheduling by the VMCP is not necessary. As a real interruption priority order is dedicated to a VM, only I/O interruption requests of the VM are queued into the real interruption request queue of that dedicated priority order, and the mixing of VMs in that real interruption priority order is avoided. When an interruption control mask of an interruption priority order of the OS on the VM is "0" indicating that the interruption is not acceptable by the VM, the interruption control mask of the corresponding dedicated real interruption priority order is also "0" and the hardware interruption does not take place. Accordingly, the interruption is retained by the hardware and the I/O interruption retention for the VM by the VMCP is avoided.
摘要翻译：在能够在一个实际计算机系统下同时运行至少一个操作系统（OS）的虚拟机系统（VMS）和用于控制VMS的控制程序（VMCP）的情况下，目的是减少模拟VM I / Os通过直接I / O执行。实际子信道控制块的VM信息区域具有包含表示子信道为专用的标志的状态字段。当标志为“0”时，这意味着该子信道专用于该VM，并且该VMCP的子信道调度是不必要的。由于真正的中断优先级顺序专用于VM，因此只有VM的I / O中断请求被排队到该专用优先级顺序的实际中断请求队列中，并且避免了该实际中断优先级顺序的VM的混合。当VM上的OS的中断优先级顺序的中断控制掩码为“0”，表示VM不能接受中断时，相应的专用实际中断优先级顺序的中断控制掩码也为“0”，并且硬件中断不会发生。因此，中断由硬件保留，并且避免VMCP对VM的I / O中断保持。

4. 发明授权

US5392409A I/O execution method for a virtual machine system and system therefor 失效
标题翻译：用于虚拟机系统及其系统的I / O执行方法
公开(公告)号：US5392409A
公开(公告)日：1995-02-21
申请号：US851629
申请日：1992-03-16
申请人： Hidenori Umeno , Takashige Kubo , Nobutaka Hagiwara , Hiroaki Sato , Hideo Sawamoto , Taro Inoue , Shunji Tanaka
发明人： Hidenori Umeno , Takashige Kubo , Nobutaka Hagiwara , Hiroaki Sato , Hideo Sawamoto , Taro Inoue , Shunji Tanaka
IPC分类号： G06F9/455 , G06F13/10 , G06F12/00
CPC分类号： G06F13/10 , G06F9/45558 , G06F2009/45579 , G06F2009/45583
摘要： In a computer system having a central processing unit, a main storage and at least one I/O device, a plurality of operating systems (OS) can simultaneously run under the control of a control program. For executing an I/O instruction using a central processing unit, a plurality of resident areas of said main storage which do not overlap one another are assigned, under the control of the control program, to the plurality of OSs as main memories therefore, respectively. In responding to an I/O instruction issued by a running one of said plural OSs, an address of said main memory assigned to said running OS which participates in an I/Oo operation requested by said I/O instruction is determined without intervention of the control program, and the address is translated into an address of the main storage of the computer system without intervention of said control program. The I/O operation is then executed by using the address resulting from said address translation.
摘要翻译：在具有中央处理单元，主存储器和至少一个I / O设备的计算机系统中，多个操作系统（OS）可以在控制程序的控制下同时运行。为了使用中央处理单元执行I / O指令，在控制程序的控制下，分别将不相互重叠的所述主存储器的多个驻留区域分别作为主存储器分配给作为主存储器的多个OS 。在响应由所述多个OS中运行的一个OS发出的I / O指令时，确定分配给所述运行OS的所述主存储器的参与I / O指令请求的I / Oo操作的地址，控制程序，并且该地址被转换成计算机系统的主存储器的地址，而不需要所述控制程序的干预。然后通过使用由所述地址转换产生的地址来执行I / O操作。

5. 发明授权

US5109489A I/O execution method for a virtual machine system and system therefor 失效
标题翻译：虚拟机系统及其系统的I / O执行方法
公开(公告)号：US5109489A
公开(公告)日：1992-04-28
申请号：US369535
申请日：1989-06-21
申请人： Hidenori Umeno , Takashige Kubo , Nobutaka Hagiwara , Hiroaki Sato , Hideo Sawamoto
发明人： Hidenori Umeno , Takashige Kubo , Nobutaka Hagiwara , Hiroaki Sato , Hideo Sawamoto
IPC分类号： G06F9/455 , G06F9/46 , G06F12/08 , G06F12/10 , G06F13/10
CPC分类号： G06F13/10 , G06F9/45558 , G06F2009/45579
摘要： In a virtual machine system (VMS) capable of concurrently running at least one operating system (OS) under one real computer system and a control program (VMCP) for controlling the VMS, the object is to reduce the overhead produced for simulating VM I/Os by direct I/O execution. A VM information area of a real sub-channel control block has a status field in which a flag indicating that the sub-channel is dedicated or not is contained. When the flag is "1", it means that the sub-channel is dedicated to the VM and the sub-channel scheduling by the VMCP is not necessary. As a real interruption priority order is dedicated to a VM, only I/O interruption requests of the VM are queued into the real interruption request queue of that dedicated priority order, and the mixing of VMs in that real interruption priority order is avoided. When an interruption control mask of an interruption priority order of the OS on the VM is "0" indicating that the interruption is not acceptable by the VM, the interruption conrol mask of the corresponding dedicated real interruption priority order is also "0" and the hardware interruption does not take place. Accordingly, the interruption is retained by the hardware and the I/O interruption retention for the VM by the VMCP is avoided.

6. 发明授权

US5307495A Multiprocessor system statically dividing processors into groups allowing processor of selected group to send task requests only to processors of selected group 失效
标题翻译：多处理器系统将处理器静态分为允许所选组的处理器仅将任务请求发送到所选组的处理器的组
公开(公告)号：US5307495A
公开(公告)日：1994-04-26
申请号：US735674
申请日：1991-07-29
申请人： Satoshi Seino , Hidenori Umeno , Kiyoshi Ogawa , Katsumi Takeda
发明人： Satoshi Seino , Hidenori Umeno , Kiyoshi Ogawa , Katsumi Takeda
IPC分类号： G06F9/46 , C07C17/00 , C07C67/00 , G06F15/16 , G06F15/163 , G06F15/17 , G06F15/177 , G06F13/00
CPC分类号： G06F9/52
摘要： In a computer system capable of being configured in a multiprocessor system, a plurality of virtual machines are grouped by object of use to define a plurality of processor groups. Each processor has an identifier for a processor group to which it belongs. When an instruction which requires synchronous execution among the processors is executed, the processor identifies the processor group to which it belongs and requests the synchronous execution of the instruction to only the processors in the group. In another aspect, each processor which has a request for execution refers to its own identifier to determine if the request is from a processor of the same group in order to determine whether it should execute the instruction or not. When the processor completes the execution of the instruction, it sends an end signal to the requesting processor so that another instruction from other processors in the same group can be executed.
摘要翻译：在能够被配置在多处理器系统中的计算机系统中，多个虚拟机通过使用对象分组以定义多个处理器组。每个处理器具有它所属的处理器组的标识符。当执行需要在处理器之间进行同步执行的指令时，处理器识别它所属的处理器组，并请求仅向该组中的处理器指令的同步执行。在另一方面，具有执行请求的每个处理器是指其自己的标识符，以确定该请求是否来自同一组的处理器，以便确定它是否应该执行该指令。当处理器完成指令的执行时，它向发出请求的处理器发送结束信号，从而可以执行来自同一组中的其他处理器的另一指令。

7. 发明授权

US5437033A System for recovery from a virtual machine monitor failure with a continuous guest dispatched to a nonguest mode 失效
标题翻译：从虚拟机恢复的系统监视故障，并连续发送到非最终模式
公开(公告)号：US5437033A
公开(公告)日：1995-07-25
申请号：US787074
申请日：1991-11-04
申请人： Taro Inoue , Hidenori Umeno , Shunji Tanaka , Tadashi Yamamoto , Toru Ohtsuki
发明人： Taro Inoue , Hidenori Umeno , Shunji Tanaka , Tadashi Yamamoto , Toru Ohtsuki
IPC分类号： G06F9/46 , G06F9/455 , G06F11/00 , G06F11/30 , G06F9/00
CPC分类号： G06F9/45533 , G06F11/1484 , G06F11/1438 , G06F2201/815
摘要： A system and method for continuous operation of a virtual machine system having operation modes including a guest mode in which virtual machines are operated and a nonguest mode in which a virtual machine monitor for controlling the virtual machines is operated. The continuous guest is a virtual machine which does not stop executing operation at the occurrence of a failure due to program error of the virtual machine monitor. A main storage is provided with two areas. One of the two areas is a continuous guest area having the same host absolute address in the nonguest mode as a guest absolute address in the guest mode, the area is used by the continuous guest which is a virtual machine which continues to operate on transition of the operation mode from the guest mode to the nonguest mode. The other is an area in which a program module for dispatching the continuous guest in response to the transition of the operation mode from the guest mode to the nonguest mode. The continuous guest is allocated to the guest area on transition of the operation mode from the guest mode to the nonguest mode. Occurrence of a failure due to a program error of the virtual machine monitor is detected and by starting the program module for dispatching the continuous guest in response to the detection of the occurrence of the failure, the operation of the continuous guest does not stop executing.
摘要翻译：一种用于在具有操作模式包括其中虚拟机操作的客人模式和其中被操作的虚拟机监视器，用于控制虚拟机的nonguest模式的虚拟机系统的连续运行的系统和方法。连续的客人是在虚拟机不停止在故障发生在执行操作由于在虚拟机监视器的程序错误。主要存储设有两个区域。这两个区域中的一个是连续的访客区域，在访客模式中，作为访客绝对地址，在非最大模式中具有相同的主机绝对地址，该区域被连续访客使用，该连续访客是继续操作的虚拟机从客人模式到非最终模式的操作模式。另一个是用于响应于操作模式从访客模式转换到非最终模式而分发连续客户的程序模块的区域。连续访客在从访客模式转换到非最终模式的过程中被分配给客户区域。检测到由于虚拟机监视器的程序错误而导致的故障的发生，并且响应于检测到故障的发生而启动用于发送连续客户机的程序模块，连续客户机的操作不停止执行。

8. 发明授权

US5553291A Virtual machine control method and virtual machine system 失效
标题翻译：虚拟机控制方法和虚拟机系统
公开(公告)号：US5553291A
公开(公告)日：1996-09-03
申请号：US120472
申请日：1993-09-14
申请人： Shunji Tanaka , Hidenori Umeno , Nobuyoshi Sugama , Masaru Sato
发明人： Shunji Tanaka , Hidenori Umeno , Nobuyoshi Sugama , Masaru Sato
IPC分类号： G06F9/455 , G06F9/46 , G06F17/16 , G06F9/44
CPC分类号： G06F9/45533 , G06F9/526
摘要： A virtual machine control method for a supercomputer enables a plurality of virtual machines to use a vector processor. Control of the use of the vector processor is through the scalar processor. When a virtual machine requires use of the vector processor, it is first determined whether one of the other virtual machines operating systems is using the vector processor. If not, the scalar processor is dispatched to the operating system requesting use of the vector processor. If another virtual machine operating system is using the vector processor, then the operating system requesting use of the vector processor is placed in a wait state until the vector processor becomes free, whereupon the scalar processor is dispatched to the operating system that had been in the wait state. The condition of the vector processor being free can be communicated directly to the scalar processor without the intervention of the virtual machine monitor.
摘要翻译：用于超级计算机的虚拟机控制方法使多个虚拟机能够使用向量处理器。矢量处理器的使用控制是通过标量处理器。当虚拟机需要使用向量处理器时，首先确定其他虚拟机操作系统之一是否正在使用向量处理器。如果不是，标量处理器被调度到操作系统，请求使用向量处理器。如果另一个虚拟机操作系统正在使用向量处理器，则请求使用向量处理器的操作系统被置于等待状态，直到向量处理器变为空闲，然后标量处理器被发送到已经在等待状态矢量处理器的状态可以直接传递到标量处理器，而不需要虚拟机监视器的干预。

9. 发明授权

US4802084A Address translator 失效
标题翻译：地址翻译
公开(公告)号：US4802084A
公开(公告)日：1989-01-31
申请号：US827545
申请日：1986-02-10
申请人： Hiroshi Ikegaya , Hidenori Umeno , Takashige Kubo , Yoshio Ukai , Nobuyoshi Sugama
发明人： Hiroshi Ikegaya , Hidenori Umeno , Takashige Kubo , Yoshio Ukai , Nobuyoshi Sugama
IPC分类号： G06F12/10 , G06F12/06
CPC分类号： G06F12/1036
摘要： In order to carry out address translation which can reduce an overhead of the VMCP to support a virtual storage, a flag indicating a common segment in the virtual machine and a system identifier are held in a TLB, and a VM identifier is held in a segment table origin stack. For the common segment, a current VM identifier is compared with the VM identifier in the segment table origin stack to determine validity of a TLB entry, and for a non-common segment, a system identifier read from the segment table origin stack is compared with the system identifier in the TLB entry to determine validity of the TLB entry.
摘要翻译：为了执行可以减少VMCP的开销以支持虚拟存储的地址转换，在TLB中保持指示虚拟机中的公共段的标志和系统标识符，并且将VM标识符保存在段表起源栈。对于公共段，将当前VM标识符与段表原始栈中的VM标识符进行比较，以确定TLB条目的有效性，并且对于非公共段，从段表原始堆栈读取的系统标识符与 TLB条目中的系统标识符，以确定TLB条目的有效性。

10. 发明授权

US5437016A Apparatus and method for translating logical addresses for virtual machines 失效
标题翻译：用于翻译虚拟机的逻辑地址的装置和方法
公开(公告)号：US5437016A
公开(公告)日：1995-07-25
申请号：US909308
申请日：1992-07-06
申请人： Hiroshi Ikegaya , Hidenori Umeno , Tsuyoshi Watanabe
发明人： Hiroshi Ikegaya , Hidenori Umeno , Tsuyoshi Watanabe
IPC分类号： G06F12/10 , G06F12/00 , G06F12/06
CPC分类号： G06F12/1036
摘要： An absolute address translated from a logical address input by a user program by an address translation circuit and a prefix translation circuit, is compared with contents of a virtual processor prefix register. On the basis of the comparison result, a multi-processor field of a translation lookaside buffer (TLB) has a value indicating whether or not the entry corresponds to an area common among virtual processors. The MP field of the TLB is compared with contents of the multi-processor register, and a virtual processor field of the TLB is compared with contents of a virtual processor register. If the value coincides with the multi-processor field or if the value does not coincide with the multi-processor field and the value coincides with the virtual processor field, contents of an absolute address field of the TLB are input to an absolute address register. This increases the effective capacity and utilization of the TLB to avoid decreasing of performance of the virtual machines.
摘要翻译：将由地址转换电路和前缀翻译电路由用户程序输入的逻辑地址的绝对地址与虚拟处理器前缀寄存器的内容进行比较。基于比较结果，翻译后备缓冲器（TLB）的多处理器字段具有指示条目是否对应于虚拟处理器中共同的区域的值。将TLB的MP字段与多处理器寄存器的内容进行比较，并将TLB的虚拟处理器字段与虚拟处理器寄存器的内容进行比较。如果该值与多处理器字段一致，或者该值与多处理器字段不一致，并且该值与虚拟处理器字段一致，则TLB的绝对地址字段的内容被输入到绝对地址寄存器。这增加了TLB的有效容量和利用率，以避免虚拟机的性能下降。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式