会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • Programmable I/O sequencer for use in an I/O processor
    • 用于I / O处理器的可编程I / O定序器
    • US4803622A
    • 1989-02-07
    • US46633
    • 1987-05-07
    • William L. Bain, Jr.Robert C. BedichekGeorge W. CoxGerhard GrasslCraig B. PetersonJustin R. RattnerGurbir SinghGurbir SinghJohn L. Wipfli
    • William L. Bain, Jr.Robert C. BedichekGeorge W. CoxGerhard GrasslCraig B. PetersonJustin R. RattnerGurbir SinghGurbir SinghJohn L. Wipfli
    • G06F13/14G06F13/12G06F13/38G06F3/00
    • G06F13/124
    • An I/O bus sequencer for providing a data path between an execution Unit (EU-10), a register file (14) and devices connected to a bus (28). A programmable logic array (PLA-18) stores a program which controls a service table (20). The service table includes a plurality of entries divided into fields. One of the fields when decoded instructs the PLA as to what kind of operation the bus sequencer is to perform. Line selection (priority) logic (22) connected to I/O request lines (30) and to the service table (20) determines which service table entry the PLA is to use. A bus interface connected to the I/O bus ports (26) and to the PLA (18) routes data between the I/O bus ports (26) and the register file (14), entries of which are controlled by use of register sets. The service table fields include register set descriptors for storing the status of register set buffers. The PLA decodes an ACCESS instruction to start an operation by loading the first register set descriptor, and then decodes sequential SUPPLY instructions to the entry. Each SUPPLY instruction loads an empty register set descriptor field to be used when the current register set descriptor field is exhausted.
    • 一种用于在执行单元(EU-10),寄存器文件(14)和连接到总线(28)的设备之间提供数据路径的I / O总线定序器。 可编程逻辑阵列(PLA-18)存储控制服务表(20)的程序。 服务表包括分成字段的多个条目。 解码后的其中一个字段指示PLA对总线音序器执行什么样的操作。 连接到I / O请求线(30)和服务表(20)的线路选择(优先级)逻辑(22)确定PLA要使用的服务表条目。 连接到I / O总线端口(26)和PLA(18)的总线接口在I / O总线端口(26)和寄存器文件(14)之间路由数据,其条目通过使用寄存器 套。 服务表字段包括用于存储寄存器组缓冲器的状态的寄存器集描述符。 PLA通过加载第一个寄存器集描述符对ACCESS指令进行解码以开始操作,然后将顺序的SUPPLY指令解码到该条目。 每个SUPPLY指令加载当前寄存器集描述符字段耗尽时要使用的空寄存器集描述符字段。
    • 3. 发明申请
    • Compact and miniature optical navigation device
    • 紧凑型和微型光学导航装置
    • US20070291164A1
    • 2007-12-20
    • US11454900
    • 2006-06-19
    • Kee-Siang GohKean-Leong TaiGurbir Singh A/L Balwant SinghBily Wang
    • Kee-Siang GohKean-Leong TaiGurbir Singh A/L Balwant SinghBily Wang
    • H04N5/222
    • G06F3/0317
    • A compact and miniature optical navigation device integrates an illumination channel and an imaging channel into single piece. The present invention integrates the optical system, the mechanical system, and the electrical system into a small form factor device. The compact and miniature optical navigation device includes a photo-imaging element, a housing, and a first substrate. The photo-imaging element comprises an imaging channel and an illumination channel. The housing includes an aperture stop and an alignment element. The aperture stop and the housing are integrated into one piece and the alignment element is part of the housing. The first substrate includes a light source and a sensor. The light source and the sensor are located on the same surface of the first substrate. The light emitted from the light source passes through the illumination channel, reflected from the navigating surface and forms the image on the sensor.
    • 紧凑型和微型光学导航装置将照明通道和成像通道集成为单件。 本发明将光学系统,机械系统和电气系统集成到小型装置中。 小型和小型光学导航装置包括光成像元件,壳体和第一基板。 光成像元件包括成像通道和照明通道。 壳体包括孔径光阑和对准元件。 孔径光阑和壳体集成成一体,对准元件是壳体的一部分。 第一基板包括光源和传感器。 光源和传感器位于第一基板的相同表面上。 从光源发射的光穿过照明通道,从导航表面反射并在传感器上形成图像。
    • 5. 发明授权
    • Quad pumped bus architecture and protocol
    • 四泵浦总线架构和协议
    • US06807592B2
    • 2004-10-19
    • US09925691
    • 2001-08-10
    • Gurbir SinghRobert J. GreinerStephen S. PawlowskiDavid L. HillDonald D. Parker
    • Gurbir SinghRobert J. GreinerStephen S. PawlowskiDavid L. HillDonald D. Parker
    • G06F1300
    • G06F13/4217
    • A bidirectional multidrop processor bus is connected to a plurality of bus agents. Bus throughput can be increased by operating the bus in a multi pumped signaling mode in which multiple information elements are driven onto a bus by a driving agent at a rate that is a multiple of the frequency of the bus clock. The driving agent also activates a strobe to identify sampling points for the information elements. Information elements for a request can be driven, for example, using a double pumped signaling mode in which two information elements are driven during one bus clock cycle. Data elements for a data line transfer can be driven, for example, using a quad pumped signaling mode in which four data elements are driven during one bus clock cycle. Multiple strobe signals can be temporarily activated in an offset or staggered arrangement to reduce the frequency of the strobe signals. Sampling symmetry can be improved by using only one type of edge (e.g., either the rising edges or the falling edges) of the strobe signals to identify the sampling points.
    • 双向多点处理器总线连接到多个总线代理。 可以通过以多抽头信令模式操作总线来增加总线吞吐量,其中多个信息元素以驱动代理以总线时钟频率的倍数的速率被驱动到总线上。 驱动代理还激活选通以识别信息元素的采样点。 可以例如使用双泵浦信号模式来驱动请求的信息元素,其中在一个总线时钟周期期间驱动两个信息元素。 数据线传输的数据元素例如可以使用四泵浦信号模式来驱动,其中四个数据元件在一个总线时钟周期内被驱动。 可以以偏移或交错布置临时地激活多个选通信号,以减少选通信号的频率。 可以通过仅使用选通信号的一种类型的边缘(例如,上升沿或下降沿)来提高采样对称性,以识别采样点。