会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • 샘플앤홀드 증폭기가 없는 파이프라인 아날로그―디지털 변환기용 클럭신호생성기
    • 时钟发生器,用于无流水线模数转换器
    • KR101354457B1
    • 2014-01-28
    • KR1020120083405
    • 2012-07-30
    • 한국과학기술원
    • 류승탁오길근
    • H03K5/13H03M1/12
    • H03M1/64H03K5/131H03M1/0624H03M1/124H03M1/14H03M2201/2372H03M2201/75
    • A clock signal generator for pipelined analog-to-digital converter having no sample and hold amplifier (SHA) is disclosed. The clock signal generator used in an SHA-less pipelined analog-to-digital convertor (ADC) comprises: a phase detector for receiving an external clock signal inputted from the outside and a delay clock signal generated by delaying the external clock signal to detect and output phase difference; a charge pump circuit unit for receiving output outputted from the phase detector to generate control voltage corresponding to the phase difference; a delay circuit for receiving the control voltage generated by the charge pump circuit unit and delaying the external clock signal inputted as a delay value corresponding to the control voltage to generate the delay clock signal and feeding back the delay clock signal to the phase detector; and a non-overlapping clock generator for receiving the delay clock signal and the external clock signal to generate a required clock signal. According to an embodiment of the present invention, a sampling time can be directly synchronized with the external clock signal to reduce errors. [Reference numerals] (401) Phase detector; (402) Charge pump; (403) Delay cell; (404) Non-overlapping clock generator; (AA) External clock signal; (BB) Reference current; (CC) Output of the phase detector; (DD) Control voltage; (EE) Delayed clock
    • 公开了一种没有采样和保持放大器(SHA)的流水线模数转换器的时钟信号发生器。 在无SHA流水线模数转换器(ADC)中使用的时钟信号发生器包括:相位检测器,用于接收从外部输入的外部时钟信号和延迟时钟信号,延迟外部时钟信号以检测和 输出相位差; 电荷泵电路单元,用于接收从相位检测器输出的输出,以产生对应于相位差的控制电压; 延迟电路,用于接收由电荷泵电路单元产生的控制电压,并延迟作为对应于控制电压的延迟值输入的外部时钟信号,以产生延迟时钟信号,并将延迟时钟信号反馈给相位检测器; 以及不重叠的时钟发生器,用于接收延迟时钟信号和外部时钟信号以产生所需的时钟信号。 根据本发明的实施例,采样时间可以与外部时钟信号直接同步,以减少误差。 (附图标记)(401)相位检测器; (402)电荷泵; (403)延迟单元; (404)非重叠时钟发生器; (AA)外部时钟信号; (BB)参考电流; (CC)相位检测器的输出; (DD)控制电压; (EE)延迟时钟