会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明公开
    • 아날로그 반도체 집적회로 및 그 조정 방법
    • 模拟半导体集成电路及其调整方法
    • KR1020060119733A
    • 2006-11-24
    • KR1020060009249
    • 2006-01-31
    • 오끼 덴끼 고오교 가부시끼가이샤
    • 히게모토노부마사다나베신지다야다카시
    • G05F3/16
    • H03F1/301H03F3/04
    • An analog semiconductor IC(integrated circuit) and a regulation method thereof are provided to output a great output signal in the optimal state, using an open-drain type output unit, by including a bias regulation circuit capable of controlling bias voltage supplied to an inner node by adding and subtracting the fuse cutting times. An analog semiconductor IC(10) comprises an analog circuit(12) for outputting an analog signal to an inner node according to an input signal applied to an input terminal(11); an output unit having a MOS(Metal Oxide Semiconductor) transistor(19) comprising a gate connected to the inner node, a source connected to a ground line(17), and a drain connected to an output terminal(21); and a bias regulation circuit(30) for adjusting the bias voltage supplied to the inner node by adding or subtracting the number of fuse cutting times.
    • 提供一种模拟半导体IC(集成电路)及其调节方法,通过使用漏极型输出单元,通过包括能够控制提供给内部的偏置电压的偏置调节电路来输出处于最佳状态的大输出信号 节点加上和减去保险丝切割时间。 模拟半导体IC(10)包括用于根据施加到输入端子(11)的输入信号将模拟信号输出到内部节点的模拟电路(12)。 具有MOS(金属氧化物半导体)晶体管(19)的输出单元,包括连接到内部节点的栅极,连接到地线(17)的源极和连接到输出端子(21)的漏极; 以及偏置调节电路(30),用于通过增加或减少熔丝切割次数来调节提供给内部节点的偏置电压。