会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明公开
    • 자연산화막 상에 형성된 반도체 디바이스 및 그 제조방법
    • 在自然氧化物上沉积的半导体器件及其制造方法
    • KR1020090007516A
    • 2009-01-19
    • KR1020070070912
    • 2007-07-14
    • 경북대학교 산학협력단
    • 이정희함성호공성호조현익양충모배남진
    • H01L21/24H01L21/336H01L21/203
    • A semiconductor device formed on a native oxide film and a manufacturing method thereof are provided to form nickel silicide by using a capping layer through atomic layer deposition(ALD), thereby improving low-resistance property. A gate pattern and source/drain regions are formed on a silicon substrate(S210). An Ni thin film is deposited onto a native oxide film on the gate pattern and source/drain region(S220). In the nickel thin film, silicidation and thermal process are performed(S230). A nickel silicide film(NiSi) is formed as a capping layer on the gate pattern and source/drain region through the thermal process(S240). The Ni thin film is formed through an ALD process by using a Ni precursor. A capping layer can be more formed on the nickel silicide film. The formation of the capping layer is made through an in-situ process. The capping layer is formed by using one of Ta, TaN, W, Ti, and TiN.
    • 通过使用通过原子层沉积(ALD)的覆盖层,提供在自然氧化物膜上形成的半导体器件及其制造方法来形成硅化镍,从而提高低电阻特性。 在硅衬底上形成栅极图案和源极/漏极区域(S210)。 将Ni薄膜沉积在栅极图案和源极/漏极区域上的自然氧化膜上(S220)。 在镍薄膜中,进行硅化和热处理(S230)。 通过热处理,在栅极图案和源极/漏极区域上形成硅化镍膜(NiSi)作为覆盖层(S240)。 通过使用Ni前体的ALD工艺形成Ni薄膜。 可以在硅化镍膜上更多地形成覆盖层。 盖层的形成通过原位工艺制成。 通过使用Ta,TaN,W,Ti和TiN中的一种形成覆盖层。
    • 2. 发明公开
    • 캡핑층을 형성한 반도체 디바이스 및 그 제조방법
    • 用于沉积盖层的半导体器件及其制造方法
    • KR1020080079953A
    • 2008-09-02
    • KR1020070020627
    • 2007-02-28
    • 경북대학교 산학협력단
    • 이정희함성호공성호나경일양충모윤상원조현익
    • H01L21/20
    • A semiconductor device for depositing a capping layer and a manufacturing method thereof are provided to perform a deposition process at a low temperature by depositing sequentially a Ni layer and the capping layer and performing a heat treatment process. A gate pattern and a source/drain region are formed on an upper surface of a silicon substrate(S210). A nickel layer is deposited on the upper surface of the silicon substrate including the gate pattern and the source/drain region by performing an ALD(Atomic Layer Deposition) method(S220). A capping layer is formed on an upper surface of the nickel layer(S230). A nickel silicide layer is formed on upper surfaces of the gate pattern and the source/drain region by treating thermally the silicon substrate including the capping layer(S240).
    • 提供一种用于沉积覆盖层的半导体器件及其制造方法,用于通过依次沉积Ni层和封盖层并执行热处理工艺在低温下进行沉积工艺。 栅极图案和源极/漏极区域形成在硅衬底的上表面上(S210)。 通过执行ALD(原子层沉积)方法(S220),在包括栅极图案和源极/漏极区域的硅衬底的上表面上沉积镍层。 在镍层的上表面上形成覆盖层(S230)。 通过对包括封盖层的硅衬底进行热处理,在栅极图案和源极/漏极区域的上表面上形成硅化镍层(S240)。
    • 3. 发明授权
    • 질화물 반도체 소자 및 그 제조 방법
    • 氮化物半导体及其制造方法
    • KR101375685B1
    • 2014-03-21
    • KR1020120117498
    • 2012-10-22
    • 경북대학교 산학협력단
    • 이정희강희성김동석임기식김기원양충모원철호
    • H01L21/336H01L29/737
    • H01L29/66462H01L29/4236H01L29/7783
    • The present invention discloses a method for fabricating a nitride semiconductor diode wherein the method comprises forming a gallium nitride active layer on a substrate; depositing an insulation film on the gallium nitride active layer; exposing a part of the gallium nitride active layer by etching a part of the gallium nitride active layer and a predetermined region of the insulation film; laminating oxide films in the form of covering the part of the exposed gallium nitride active layer and the insulation film; forming a gallium oxide film interface layer between the nitride gallium active layer and the oxide layer by performing annealing at the substrate where the oxide films are laminated; and forming a gate region in the form of embedding the predetermined region on the oxide film.
    • 本发明公开了一种制造氮化物半导体二极管的方法,其中所述方法包括在衬底上形成氮化镓活性层; 在氮化镓活性层上沉积绝缘膜; 通过蚀刻氮化镓活性层的一部分和绝缘膜的预定区域来暴露一部分氮化镓活性层; 覆盖暴露的氮化镓活性层和绝缘膜的部分的形式的层压氧化膜; 通过在层叠有氧化膜的基板上进行退火,在氮化镓镓活性层和氧化物层之间形成氧化镓膜界面层; 以及在氧化物膜上嵌入预定区域的形式形成栅极区域。
    • 4. 发明授权
    • 반도체 소자 및 그의 제조방법
    • 半导体器件及其制造方法
    • KR101435479B1
    • 2014-08-28
    • KR1020130075780
    • 2013-06-28
    • 경북대학교 산학협력단
    • 이정희김동석강희성김도균양충모
    • H01L29/772H01L29/78
    • H01L29/7311H01L29/66931H01L29/7802
    • Disclosed are a semiconductor device and a method of manufacturing the same. A semiconductor structure includes a source layer; a barrier layer which is arranged on a predetermined first region of the source layer and has a second region having a first height and a third region having a second height which is higher than the first height; a drain layer which is arranged on the third region of the barrier layer; an insulating layer which is arranged on the second region of the barrier layer; a gate electrode in the upper part of the insulating layer; a source electrode which is arranged on the predetermined forth region of the source layer; and a drain electrode which is arranged in the upper part of the drain layer.
    • 公开了一种半导体器件及其制造方法。 半导体结构包括源极层; 阻挡层,其设置在所述源极层的规定的第一区域上,具有第一高度的第二区域和具有高于所述第一高度的第二高度的第三区域; 漏极层,其布置在所述阻挡层的所述第三区域上; 绝缘层,其布置在所述阻挡层的所述第二区域上; 绝缘层上部的栅电极; 源电极,其布置在源极层的预定的第四区域上; 以及设置在漏极层的上部的漏电极。