会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 7. 发明专利
    • Method for manufacturing of opto-electric hybrid board and opto-electric hybrid board obtained thereby
    • 制造光电混合板的方法和获得的OPTO-ELECTRIC HYBRID BOARD
    • JP2009175430A
    • 2009-08-06
    • JP2008013874
    • 2008-01-24
    • Nitto Denko Corp日東電工株式会社
    • HIKITA TAKAMISO KAZUNORINAITO TOSHIKIOYABU KYOYA
    • G02B6/122
    • G02B6/122G02B6/10G02B6/1221G02B6/13G02B6/132G02B6/136G02B6/43H05K1/0274H05K1/056H05K3/0023H05K3/048H05K3/107H05K3/281H05K2203/0723
    • PROBLEM TO BE SOLVED: To provide a method for manufacturing an opto-electric hybrid board which is capable of reducing the number of steps for the manufacture of the opto-electric hybrid board and which achieves the reduction in thickness of the opto-electric hybrid board to be manufactured, and also to provide an opto-electric hybrid board obtained thereby. SOLUTION: A resist layer is formed on a core-forming resin layer, and is then formed into a predetermined pattern. Resultant portions of the core-forming resin layer serve as cores (optical interconnect lines) 3. Next, a thin metal film 5 is formed on the under cladding layer 2 so as to cover the resist layer and the cores 3. Thereafter, the resist layer is removed together with portions of the thin metal film 5 lying on the surface of the resist layer. Electroplating is performed on the remaining portions of the thin metal film 5 to fill grooves 6 defined between adjacent cores 3 and the cores 3 with electroplated layers 7a obtained by the electroplating. The electroplated layers 7a serve as electrical interconnect lines 7. COPYRIGHT: (C)2009,JPO&INPIT
    • 要解决的问题:为了提供一种能够减少制造光电混合基板的步骤数量并且实现光电混合基板的厚度减小的光电混合基板的制造方法, 电动混合板,并且还提供由此获得的光电混合板。 解决方案:在芯成型树脂层上形成抗蚀剂层,然后形成预定图案。 芯部形成树脂层的有效部分用作芯(光学互连线)3.接下来,在下敷层2上形成薄膜5,以覆盖抗蚀剂层和芯3.然后,将抗蚀剂 层与位于抗蚀剂层的表面上的薄金属膜5的一部分一起被去除。 对薄金属膜5的剩余部分进行电镀,以通过电镀获得的电镀层7a填充在相邻芯3和芯3之间限定的槽6。 电镀层7a用作电互连线7.版权所有(C)2009,JPO&INPIT
    • 9. 发明专利
    • Forming method of buried wiring, substrate for display device and display device having the substrate
    • 布线布线的形成方法,用于显示装置的基板和具有基板的显示装置
    • JP2008251814A
    • 2008-10-16
    • JP2007090928
    • 2007-03-30
    • Nec Lcd Technologies LtdNec液晶テクノロジー株式会社
    • YASUDA YUKIYASU
    • H01L21/3205G02F1/1368H01L21/336H01L29/786
    • H05K3/1258B82Y20/00G02F1/136286G02F2001/136295G02F2202/36H05K3/002H05K3/048H05K3/107H05K2201/0257H05K2201/09036H05K2203/0571H05K2203/1131Y10T29/49155
    • PROBLEM TO BE SOLVED: To provide the forming method of buried wiring wherein the material of an insulating substrate, in which the buried wiring is formed, is not limited so as to be high in thermal resistance and the corrosion resistance of terminal unit of the buried wiring can be improved while being capable of surely effecting the patterning thereof through reduced processes with excellent accuracy of film thickness. SOLUTION: The buried wiring is formed by a method wherein the surface of the insulating substrate 1 is removed selectively employing a mask 17 formed on the surface of the insulating substrate 1 to form a groove 18 having a planar configuration corresponding to a wiring pattern. Then, metallic nanoparticle ink is applied on the whole of the surface of the insulating substrate 1 without removing the mask 17 to form a metallic nanoparticle ink film 20 by curing temporarily through heating. Thereafter, parts on the mask of the film 20 are removed selectively by the peeling of the mask 17 to remain the film 20 in the groove 18. Then, the film 20 in the groove 18 is cured actually by heating whereby the desired gate wiring 2 is obtained. COPYRIGHT: (C)2009,JPO&INPIT
    • 要解决的问题:为了提供掩埋布线的形成方法,其中形成有掩埋布线的绝缘基板的材料不受限于耐热性和端子单元的耐腐蚀性 可以通过降低膜的厚度精度的降低而能够有效地进行图案化,从而可以提高埋入布线的能力。 解决方案:埋入布线通过以下方法形成:其中绝缘基板1的表面被选择性地使用形成在绝缘基板1的表面上的掩模17去除以形成具有对应于布线的平面构造的槽18 模式。 然后,通过加热临时固化,将金属纳米颗粒油墨施加到绝缘基板1的整个表面上,而不用去除掩模17形成金属纳米颗粒墨膜20。 此后,通过剥离掩模17来选择性地除去膜20的掩模上的部分,以将膜20保留在槽18中。然后,通过加热使槽18中的膜20固化,由此所需的栅极布线2 获得。 版权所有(C)2009,JPO&INPIT