会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明专利
    • Plasma etching method and plasma etching device
    • 等离子体蚀刻方法和等离子体蚀刻装置
    • JP2014116567A
    • 2014-06-26
    • JP2012271790
    • 2012-12-12
    • Tokyo Electron Ltd東京エレクトロン株式会社
    • TAKASHIMA RYUICHI
    • H01L21/3065H05H1/46
    • H01L21/3065H01J37/32449H01J2237/334H01L21/3081
    • PROBLEM TO BE SOLVED: To provide a plasma etching method and a plasma etching device, capable of preventing residue generation and performing etching processing with a high selective ratio when etching a semiconductor substrate using a metal mask.SOLUTION: A plasma etching method for etching a semiconductor substrate by plasma using a metal mask patterned on the semiconductor substrate includes: a first step S110 of etching the semiconductor substrate by the fluorine-based plasma generated from a fluorine-containing gas in a chamber controlled at a first pressure; and a second step S115 of etching the semiconductor substrate by the fluorine-based plasma in a chamber controlled at a second pressure higher than the first pressure after the first step.
    • 要解决的问题:提供一种等离子体蚀刻方法和等离子体蚀刻装置,其能够在使用金属掩模蚀刻半导体衬底时防止残留物产生和以高选择比进行蚀刻处理。溶解:用于蚀刻 通过使用在半导体衬底上图案化的金属掩模的等离子体的等离子体的半导体衬底包括:通过在受控于第一压力的室中的含氟气体产生的氟基等离子体来蚀刻半导体衬底的第一步骤S110; 以及第二步骤S115,其通过氟基等离子体在第一步骤之后在比第一压力高的第二压力下控制的室中蚀刻半导体衬底。
    • 2. 发明专利
    • Etching method
    • 蚀刻方法
    • JP2014011191A
    • 2014-01-20
    • JP2012144614
    • 2012-06-27
    • Tokyo Electron Ltd東京エレクトロン株式会社
    • TAKASHIMA RYUICHIOYA YOSHINOBU
    • H01L21/3065
    • H01L21/3088H01J37/32091H01J2237/334H01L21/3065H01L21/3081H01L21/3086H01L29/1608
    • PROBLEM TO BE SOLVED: To form an etching shape of high perpendicularity, by forming a metal mask of etching pattern having high perpendicularity, and then etching a semiconductor while using it as a mask.SOLUTION: A resist film patterned with a reversal pattern of an etching pattern is formed on a semiconductor (resist film formation step S100), the reversal pattern of the resist film is filled with a metal paste (metal paste filling step S200), the metal mask of an etching pattern is formed by removing the resist film while calcining the metal paste by heating control (metal mask formation step S300), and then the semiconductor is subjected to plasma etching by using that metal mask (etching step S400).
    • 要解决的问题:为了形成高垂直度的蚀刻形状,通过形成具有高垂直度的蚀刻图案的金属掩模,然后在将其用作掩模的同时蚀刻半导体。解决方案:图案化具有反转图案的抗蚀剂膜 在半导体(抗蚀剂膜形成步骤S100)上形成蚀刻图案,用金属膏(金属膏填充步骤S200)填充抗蚀剂膜的反转图案,通过除去抗蚀剂膜形成蚀刻图案的金属掩模 同时通过加热控制(金属掩模形成步骤S300)煅烧金属膏,然后通过使用该金属掩模对该半导体进行等离子体蚀刻(蚀刻步骤S400)。