会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 2. 发明专利
    • Signal interleaving for the serial clock and data recovery
    • 用于串行时钟和数据恢复的信号交互
    • JP2013179671A
    • 2013-09-09
    • JP2013098761
    • 2013-05-08
    • Silicon Image Incシリコン イメージ,インコーポレイテッド
    • LEE DONGYUNKIM SUNGJOON
    • H04L7/02H03L7/08H04L25/08H04L25/40
    • H04L7/0337H03L7/07H03L7/0812
    • PROBLEM TO BE SOLVED: To provide a clock and data recovery (CDR) system and method for recovering timing information and data from a serial data stream.SOLUTION: The CDR system (100) comprises a sampling circuit (105) that produces a recovered clock/data signal; and an interleaving feedback network (110). The feedback network comprises: a logic circuit (115) that produces control signals based on the recovered signal; a first multiplexer (120) that selects from four phases of a global clock signal based on a control signal; a first delay-locked loop (130) having a first set of delay cells coupled to a second multiplexer that produces a delayed signal based on the selected global clock signal; and a second delay-locked loop (135) having a second set of delay cells that produces a set of phase-shifted feedback signals.
    • 要解决的问题:提供一种用于从串行数据流中恢复定时信息和数据的时钟和数据恢复(CDR)系统和方法。解决方案:CDR系统(100)包括采样电路(105),其产生恢复的时钟 /数据信号; 和交织反馈网络(110)。 反馈网络包括:逻辑电路(115),其基于恢复的信号产生控制信号; 第一多路复用器(120),其基于控制信号从全局时钟信号的四相中选择; 第一延迟锁定环路(130),具有耦合到第二多路复用器的第一组延迟单元,其基于所选择的全局时钟信号产生延迟的信号; 以及具有产生一组相移反馈信号的第二组延迟单元的第二延迟锁定环路(135)。
    • 3. 发明专利
    • Signal interleaving for serial clock and data recovery
    • 用于串行时钟和数据恢复的信号交互
    • JP2008099303A
    • 2008-04-24
    • JP2007275730
    • 2007-09-25
    • Silicon Image Incシリコン イメージ,インコーポレイテッド
    • LEE DONGYUNKIM SUNGJOON
    • H04L7/02H03L7/081H04L25/40
    • H04L7/0337H03L7/07H03L7/0812
    • PROBLEM TO BE SOLVED: To provide a clock and data recovery (CRD) system and method that recovers timing information and data from a serial data stream. SOLUTION: A CDR system (100) has a sampling circuit (105) generating a clock/data signal that is in a recovery state, and an interleaving feedback network (110). This network has a logic circuit (115) generating a control signal based on a recovery signal, a first multiplexer (120) selecting from four phases of a global clock signal based on the control signal, a first delay locked loop (130) including a first set of delay cells coupled to a second multiplexer that generates a delay signal based on the selected global clock signal, and a second delay locked loop (135) including a second set of delay cells that generates a set of phase-shifted feedback signals. COPYRIGHT: (C)2008,JPO&INPIT
    • 要解决的问题:提供从串行数据流恢复定时信息和数据的时钟和数据恢复(CRD)系统和方法。 解决方案:CDR系统(100)具有产生处于恢复状态的时钟/数据信号的采样电路(105)和交织反馈网络(110)。 该网络具有基于恢复信号产生控制信号的逻辑电路(115),第一多路复用器(120)基于控制信号从全局时钟信号的四相中选择第一延迟锁定环(130),包括 耦合到第二多路复用器的第一组延迟单元,其基于所选择的全局时钟信号产生延迟信号,以及包括产生一组相移反馈信号的第二组延迟单元的第二延迟锁定环路(135)。 版权所有(C)2008,JPO&INPIT