会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明专利
    • FORMATION METHOD OF METAL PATTERN
    • JPH0536596A
    • 1993-02-12
    • JP19177291
    • 1991-07-31
    • SANYO ELECTRIC CO
    • TOUNO HIROSHIGE
    • H01L21/28H01L21/027
    • PURPOSE:To minimize the occupied ratio of an alignment mark to a semiconductor substrate by using the following: a mark formation process a negative resist pattern formation process; a positive resist formation process; a mark position detection process; an electron beam exposure process; a positive resist pattern formation process; a metal film formation process; and a resist pattern removal process. CONSTITUTION:An alignment mark 2 is formed on a semiconductor substrate 1; a negative resist pattern 3 is formed so as to cover one part of the alignment mark 2; a positive resist 4 is formed on the whole surface. Then, the alignment mark 2 is scanned by using an electron beam and its position is detected. A desired region in the positive resist 4 is exposed to the electron beam. Then, the positive resist 4 is developed; a positive resist pattern 8 is formed; a metal film 9 is formed on the whole surface. Then, the negative resist pattern 3 and the positive resist pattern 8 are removed. Thereby, the region of the semiconductor substrate where a semiconductor device can be manufactured is expanded.
    • 3. 发明专利
    • MANUFACTURE OF SEMICONDUCTOR INTEGRATED CIRCUIT
    • JPH02303158A
    • 1990-12-17
    • JP12490789
    • 1989-05-18
    • SANYO ELECTRIC CO
    • TOUNO HIROSHIGE
    • H01L27/04H01L21/822H01L27/095
    • PURPOSE:To simply correct a resistance value even when it is displaced to a large direction or to a small direction as compared with a design value by executing a hydrogen plasma treatment of a crystal layer in a resistance region. CONSTITUTION:A photoresist film 2 is formed on a GaAs semiinsulating substrate 1; an opening 3 is made in a desired part; Si ions of a desired amount are implanted from the upper part of the main surface of the substrate 1; an ion implantation layer 4 is formed; the photoresist film 2 is removed; after that, the ion implantation layer 4 is activated by a short-time annealing operation. A photoresist film 5 formed; an ohmic metal film 6 is applied from the upper part of the main surface by a vapor deposition method. The ohmic metal film on the photoresist film 5 is removed together with the photoresist film 5; the remaining ohmic metal film 6 is heat-treated in an atmosphere of hydrogen; ohmic electrodes 8 are formed. In succession, an ECR hydrogen plasma treatment is executed; one part 7 of the ion implantation layer 4 is made inert; a resistor 9 using the ion implantation layer 4 as a resistance region is completed. After that, when a resistance value of the resistor 9 has been displaced to a large value as compared with a design value, the ECR hydrogen plasma treatment is executed again. When the value has been displaced to a small value, a heat treatment is executed; the resistance value of the resistor 9 is set to a desired value.
    • 4. 发明专利
    • RESISTOR
    • JPH01256163A
    • 1989-10-12
    • JP8443388
    • 1988-04-06
    • SANYO ELECTRIC CO
    • TOUNO HIROSHIGE
    • H01L27/04H01L21/822H01L27/08
    • PURPOSE:To avoid an increase in the cost of a chip and an augmentation in the area of the chip by a method wherein 2 pieces of first ohmic electrodes obtainable by alloying heat-resistant ohmic metals are formed on a semiconductor conducting layer formed on the main surface of a semi-insulating substrate. CONSTITUTION:An ohmic metal consisting of AuGe and Ni, for example, is deposited on a semi-insulative substrate A, on which first ohmic electrodes 2 and 3 are formed. When an alloying is performed to make an ohmic region 8 penetrate in a semiconductor conducting layer 1 and a second ohmic electrode 6 is formed, a resistor 9 provided with the electrode 5 and having a corrected resistance value R is completed. As the resistance value of this ohmic region 8 is smaller than that of the layer 1, the resistance value R of the resistor 9 provided with the electrode 5 becomes smaller than that of a resistor 4. Thereby, there is no need to prepare a resistor for correction for the case where the resistance value of the resistor is shifted to a value larger than a design value and an increase in the cost of a chip and an augmentation in the area of the chip can be avoided.
    • 5. 发明专利
    • SEMICONDUCTOR DEVICE
    • JPS61214466A
    • 1986-09-24
    • JP5533785
    • 1985-03-19
    • SANYO ELECTRIC CO
    • HONMA KAZUNARITOUNO HIROSHIGE
    • H01L21/76H01L29/47H01L29/861H01L29/872
    • PURPOSE:To equalize the characteristics of first and second diodes by positively conforming first parasitic capacitance related to the first diode and second parasitic capacitance related to the second diode. CONSTITUTION:First parasitic capacitance 18 consists of first Schottky junction capacitance 20, first insulating capacitances 21, 21... and first insulating region capacitance 22, and second parasitic capacitance 19 is composed of second Schottky junction capacitance 23, second insulating film capacitances 24, 24... and second insulating region capacitance 28. That is, the first and second parasitic capacitances 18, 19 have mutually corresponding constitution, and each corresponding section is formed severally to the same shape. The capacitance values of the first and second insulating region capacitance 22, 28 considerably disperse in comparison among respective element, but the first and second insulating region capacitance 22, 28 positively coincide as element units because the first insulating region capacitance 22 and the second insulating region capacitance 28 display an equal value regarding the dispersion. Accordingly, the first and second parasitic capacitances 18, 19 severally take the equal value.
    • 9. 发明专利
    • MANUFACTURE OF FIELD-EFFECT TRANSISTOR
    • JPH02305445A
    • 1990-12-19
    • JP12730689
    • 1989-05-19
    • SANYO ELECTRIC CO
    • TOUNO HIROSHIGE
    • H01L29/812H01L21/338H01L29/43
    • PURPOSE:To make it possible to make a high-concentration layer thick regardless of the thickness of an operating layer by a method wherein the high- concentration layer is formed at scheduled ohmic electrode formation sites, an opening part is formed at a scheduled gate electrode formation site and the operating layer is formed. CONSTITUTION:A high-concentration n layer 3 is formed at scheduled ohmic electrode formation sites of a compound semiconductor substrate (a semi- insulative GaAs substrate) 1 by implanting ions in the scheduled ohmic electrode formation sites, an opening part 5 is formed by etching a scheduled gate electrode formation site of the substrate 1 up to a prescribed depth and an operating layer 8 is formed by implanting ions in the opening part 5. Then, ohmic electrodes 10 are formed on the layer 3 and a gate electrode 9 is formed on the layer 6. Thereby, as the surface of the layer 3 can be arranged at a position higher than that of the surface of the layer 6, the thickness of the layer 3 can be made thick regardless of the thickness of the layer 6.
    • 10. 发明专利
    • MANUFACTURE OF SAMPLE FOR MEASURING IMPURITY CONCENTRATION
    • JPH01291441A
    • 1989-11-24
    • JP12230388
    • 1988-05-19
    • SANYO ELECTRIC CO
    • TOUNO HIROSHIGE
    • H01L21/66
    • PURPOSE:To form an ohmic electrode without addition of a heat treatment by forming a plurality of small and large electrodes on a semiconductor film, and applying a high voltage between one of the small electrodes and the large electrode. CONSTITUTION:A plurality of small electrodes 2 made of aluminium films having 300 to 400mum of diameter and a large electrode 3 made of an aluminum film having sufficiently larger electrode area than that of the electrodes 2 are formed on a semiconductor film 2 to be measured for its impurity concentration. An Au film, a Ti film, etc., may be employed instead of the aluminum film. Then, a DC voltage of several V is applied between one of the electrodes 2 and the electrode 3. After a DC voltage is applied, current/voltage characteristic is measured with probes 5, 6, and if ohmic characteristics are not obtained, it may be discharged by further higher voltage. Thus, since the large electrode is ohmically formed, even if a forward bias is applied or the electrode is small, an accurate impurity concentration can be obtained.