专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明专利

JPS56128091A CLOCK DISTRIBUTION SYSTEM 失效
公开(公告)号：JPS56128091A
公开(公告)日：1981-10-07
申请号：JP3208780
申请日：1980-03-13
申请人： FUJITSU LTD , NIPPON TELEGRAPH & TELEPHONE , OKI ELECTRIC IND CO LTD , NIPPON ELECTRIC CO , HITACHI LTD
发明人： KATSUYAMA TSUNEO , HIRAI ATSUSHI , SAKIDA YASUHIKO , MINATO ATSUSHI , HORIKI AKIRA
IPC分类号： G06F1/04 , H04M3/22 , H04Q3/545 , H04Q11/04
摘要： PURPOSE:To prevent a channel system from becoming faulty as a whole even in case when an input clock has become off, by incorporating an oscillator, making the oscillator oscillate by the free-running frequency when the clock supply source is faulty, and distributing a clock signal. CONSTITUTION:An oscillator OSC such as a phase locked oscillator, is incorporated in the main clock equipment MCLK, and when the equipment is normal, the oscillator OSC subordinately synchronizes with a clock signal from the clock supply source DCS. Accordingly, even in case an input clock of the main clock equipment MCLK has become off due to a fault of the clock supply source DCS, a fault of the transmission line TLM, the oscillator OSC continues to oscillate by the free-running frequency which is peculiar to an oscillator, the channel system does not become faulty as a whole.

2. 发明专利

JPS5177148A Shuhaiueikirikaehoshiki 失效
公开(公告)号：JPS5177148A
公开(公告)日：1976-07-03
申请号：JP258575
申请日：1974-12-27
申请人： Nippon Electric Co , Nippon Telegraph & Telephone , Oki Electric Ind Co Ltd , Hitachi Ltd , Fujitsu Ltd
发明人： TOMIOKA MASAMI , NAKAJIMA SEIICHI , SAKIDA YASUHIKO , OBARA SUSUMU , SATO HIROAKI
IPC分类号： H04L1/22 , G06F3/00 , G06F11/00 , G06F11/20 , G06F13/00

3. 发明专利

JPS56157195A JUNCTOR STAND-BY SWITCHING SYSTEM 失效
公开(公告)号：JPS56157195A
公开(公告)日：1981-12-04
申请号：JP6055580
申请日：1980-05-09
申请人： HITACHI LTD , NIPPON TELEGRAPH & TELEPHONE , OKI ELECTRIC IND CO LTD , NIPPON ELECTRIC CO , FUJITSU LTD
发明人： YOSHIE TATSUO , TAWARA KANJI , SAKIDA YASUHIKO , MINATO ATSUSHI , MURAKAMI KOUZOU
IPC分类号： H04Q3/52 , H04Q3/68 , H04Q11/04
摘要： PURPOSE:To realize a stand-by switching in every group by providing a stand-by switch circuit in every group for the junctor switches divided into several groups, in a time-division channel. CONSTITUTION:In the conventional technique, a junctor stand-by switch circuit is provided in every channel module. In this invention, however, the junctor stand-by switch circuit C1 and C2 which are capable of a stand-by switching are provided in every junctor group that is identical with a gate matrix divided in a small scale.

4. 发明专利

JPS56157162A INTER-OFFICE MONITOR SIGNAL BIT HOLDING SYSTEM 失效
公开(公告)号：JPS56157162A
公开(公告)日：1981-12-04
申请号：JP6055880
申请日：1980-05-09
申请人： HITACHI LTD , NIPPON TELEGRAPH & TELEPHONE , OKI ELECTRIC IND CO LTD , NIPPON ELECTRIC CO , FUJITSU LTD
发明人： TOKUNAGA KAORU , TAWARA KANJI , SAKIDA YASUHIKO , KAWADA AKIRA , KATSUYAMA TSUNEO
IPC分类号： H04M3/08 , H04J3/14 , H04M3/22 , H04M7/00 , H04Q1/20 , H04Q11/04
摘要： PURPOSE:To fix the circuit state to the condition before occurrence of a fault even when a step-out is detected and thus prevent the occurrence of a misconnection, etc., by adding a multiframe step-out detecting circuit and an inter-office monitor signal bit holding circuit to the outgoing highway of a time-division switchboard. CONSTITUTION:Both an intra-office monitor signal bit (S bit) and the S bit sent from a multiframe signal sending device are supplied to a multiplex circuit 107 via a reception buffer circuit 105 and a buffer memory circuit 106. At the same time, the signal supplied from the reception side 102 of a frame aligner that performs an interface matching with a transmitting device is also supplied to the circuit 107 in the same way. These signal bits and signal are sent to an S-bit receiving device 101 and a frame aligner 103 via a time-division switch 108 and a multiplexer 109. In the case of a multiframe step-out, this step-out is detected through a detecting circuit 140. A change-over circuit within an S-bit holding circuit 120 is switched, and a multiframe preceding S bit held at the circuit 120 is inserted into a signal time slot of the highway to be sent to another office and thus to secure a state before occurrence of a fault.

5. 发明专利

JPS5177004A Setsuzokugaeseigyohoshiki 失效
公开(公告)号：JPS5177004A
公开(公告)日：1976-07-03
申请号：JP14899874
申请日：1974-12-27
申请人： Hitachi Ltd , Nippon Telegraph & Telephone , Oki Electric Ind Co Ltd , Nippon Electric Co , Fujitsu Ltd
发明人： OBARA SUSUMU , SAKAI YOICHI , SAKIDA YASUHIKO , YOSHIDA YOSHINORI , OZAWA KYOO
IPC分类号： H04Q11/04

6. 发明专利

JPS5177003A Seigyojohosojushinhoshiki 失效
公开(公告)号：JPS5177003A
公开(公告)日：1976-07-03
申请号：JP14896274
申请日：1974-12-27
申请人： Oki Electric Ind Co Ltd , Nippon Telegraph & Telephone , Nippon Electric Co , Hitachi Ltd , Fujitsu Ltd
发明人： SAKIDA YASUHIKO , ARITA TAKEMI , ABE KYOSHI , YAMAMOTO TOSHIAKI , HATSUTORI SHINJI

7. 发明专利

JPS516406A 失效
公开(公告)号：JPS516406A
公开(公告)日：1976-01-20
申请号：JP7694974
申请日：1974-07-04
申请人： FUJITSU LTD , NIPPON TELEGRAPH & TELEPHONE , OKI ELECTRIC IND CO LTD , NIPPON ELECTRIC CO , HITACHI LTD
发明人： KOJIMA TAKUTO , YUKIMATSU KENICHI , SAKIDA YASUHIKO , ARAI SHIGERU , NISHIJIMA TOMIHISA
IPC分类号： H04Q3/60 , H04Q11/04

8. 发明专利

JPH01160298A MULTI-WAVELENGTH OPTICAL EXCHANGE SYSTEM 失效
公开(公告)号：JPH01160298A
公开(公告)日：1989-06-23
申请号：JP31752487
申请日：1987-12-17
申请人： OKI ELECTRIC IND CO LTD
发明人： SAKIDA YASUHIKO
IPC分类号： H04B10/27 , H04B10/291 , H04Q3/52 , H04Q11/02
摘要： PURPOSE:To make any kind of a terminal set exchangeable, to make any information speed available, to use an exchange network in common and to reduce the cost of an interface between equipments by employing the interface between equipments applying exchange connection to communication information in an exchange system without modifying an optical signal depending on wavelength multiplex. CONSTITUTION:When a subscriber's equipment detects a call from a terminal equipment, the subscribers equipment uses a wavelength lambdan+1, for control information to transmit an optical signal representing call set information to an exchange system TEX via an optical fiber. An optical demultiplexing circuit BRLS corresponding to the subscriber's equipment in the exchange system TEX receives the call setting information, converts the information into an electric signal, which is received by a processing unit LSP. The processing unit LSP checks the operating state of the subscriber's equipment accommodating an incoming terminal equipment, selects a wavelength not in use at present and a cross point Xpn+1 1 of an optical switch circuit OSWS not in use and transmits the result to the subscriber's equipment of the caller side and the incoming terminal side when the said subscriber is not in use. Thus, the communication is attained by the subscriber's equipment of the caller side outputting an optical signal with a designated wavelength and by the subscriber's equipment at the called terminal equipment receiving the optical signal with the designated wavelength.

9. 发明专利

JPS61164351A ELASTIC STORAGE CIRCUIT 失效
公开(公告)号：JPS61164351A
公开(公告)日：1986-07-25
申请号：JP500385
申请日：1985-01-17
申请人： OKI ELECTRIC IND CO LTD
发明人： SAITO JINKO , OKAYASU MASAHARU , SAKIDA YASUHIKO , KAWANAKA KAN
IPC分类号： G06F5/06 , H04J3/06 , H04L7/00
摘要： PURPOSE:To eliminate the need for an externally mounted control circuit by providing a circuit identifying m-bit x (n) elastic storage operation and a circuit transmitting a write/read start signal to an elastic storage circuit of the next stage. CONSTITUTION:The 1st elastic storage ES(A) identifies write/read of the 1st 256-bit among 256-bit X (n) data to an initial set signal from a write/read com mand signal input terminal TOP, a write initial setting input terminal CLRW or read initial set input terminal CLRR, and ES(B)-(D) identify the exclusive condition to that of the ES(A) and identify the 256-bit X nES mode from a mode terminal MOD. A write start signal output terminal CaOW of the ES(A) is connected to a write start signal input terminal CaIW of the ES(B) and other terminals are connected similarly, and a read start signal output terminal CaOR and a read start signal input terminal CaIR are connected similarly. Each data output is inputted to an externally mounted 4-input OR circuit 4R.

10. 发明专利

JPH0250648A COMMUNICATION CONTROL SYSTEM IN RING COMMUNICATION NETWORK 失效
公开(公告)号：JPH0250648A
公开(公告)日：1990-02-20
申请号：JP20008888
申请日：1988-08-12
申请人： OKI ELECTRIC IND CO LTD
发明人： ABE MINORU , KUZUTANI SHIRO , SAKIDA YASUHIKO
IPC分类号： H04L12/42
摘要： PURPOSE:To send a signal integrally without splitting the transmission area of a synchronizing signal and an asynchronizing signal by splitting a synchronizing signal string and an asynchronizing signal string into a fixed length of transmission block referred to as a cell. CONSTITUTION:When a terminal equipment 20 of a remote station 2 sends a signal to a terminal equipment 20 accommodated in other station 2, the signal sent from the terminal equipment 20 is split into a fixed length of transmission block referred to as a cell in its own remote station 2 independently of the synchronizing signal string and the asynchronizing signal string and the result is sent to a transmission line 300. When a center station 1 receives the cell via the transmission line 300, a head including an address of a destination terminal equipment 20 is added and the result is sent to the transmission line 300. The signal sent from the terminal equipment 20 is converted into a cell and sent to the transmission line 300 independently of the synchronizing signal or the asynchronizing signal. Thus, the synchronizing signal and the asynchronizing signal are sent integrally similarly.

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式