会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 3. 发明专利
    • SWITCH CONTROLLER
    • JPS5450855A
    • 1979-04-21
    • JP11703677
    • 1977-09-28
    • MITSUBISHI ELECTRIC CORP
    • FUJIO KAZUYOSHI
    • H02H9/04H01H9/54H02H3/347H02H7/22
    • PURPOSE:To prevent electrical parts from being destroyed by grounding the common ground terminal of a control circuit when the opening and closing of a switch is controlled using the control circuit connected through a control cable. CONSTITUTION:The main switch 1 in which a circuit breaker, zero-phase current transformer, etc. and the control box 2 having a groued relay 7 and a heat collection trip circuit 8 are connected by a control cable 3 and P2 as both common earth and control power ground terminal of a control circuit is connected to the ground terminal E0 of the control box 2 through a surge absorption capacitor 16. Thus, the conversion surge owing to the abnormal voltage generated in the high voltage circuit on the load section 10 is led to the earth via the common ground terminal P2 and prevents P2 from reaching high potential. As a result, the dielectric breakdown of the electrical parts in the control circuit can be prevented by simple structure.
    • 7. 发明专利
    • DATA RECORDING ERROR DETECTOR FOR OPTICAL DISK DEVICE
    • JPS63204563A
    • 1988-08-24
    • JP3569087
    • 1987-02-20
    • MITSUBISHI ELECTRIC CORP
    • FUJIO KAZUYOSHI
    • G11B20/18G11B20/10
    • PURPOSE:To inexpensively and surely execute verifying reading and to improve the reliability of recording data by providing the titled device with an allowable phase difference setting circuit for detecting that a phase difference exceeds a prescribed allowable value and rewriting the recording data in a replacing sector based on an output signal from the circuit. CONSTITUTION:The titled device is provided with an automatic phase control circuit 10A for reproducing a clock signal synchronizing with a recording data signal obtained from a recording medium 9 and the allowable phase difference setting circuit 18 for detecting that a signal phase difference outputted from a phase detector 12 in the circuit 10A exceeds the allowable value. When the circuit 18 detects that the phase difference between a reproduced clock signal outputted from a voltage control oscillator 11 and an input data signal exceeds a prescribed set value at the time of verifying reading, i.e. when the recorded data are in error, the circuit 18 actuates a replacing sector signal generator 17 to record data again in a replacing sector.
    • 8. 发明专利
    • DATA RECORDING ERROR DETECTOR FOR OPTICAL DISC
    • JPS6233370A
    • 1987-02-13
    • JP17459885
    • 1985-08-06
    • MITSUBISHI ELECTRIC CORP
    • FURUKAWA TERUOFUJIO KAZUYOSHIOZAKI MINORU
    • G11B20/10G11B20/18
    • PURPOSE:To prevent generation of an abnormal clock by providing an error detection and correction means for detecting and correcting an error of a recording signal and a means for switching a range keeping synchronization with the recording signal of an automatic phase control circuit depending on the verified read time and the normal reproduction time. CONSTITUTION:When the response speed is fast, the titled device is sensitive to external noises and causes easily an abnormal clock. In increasing the natural frequency at the verify read time more than that at the normal reproduction time, the abnormal clock at the normal reproduction is prevented. Further, the inherent frequency is increased, then the synchronization keeping range is widened. Thus, a switch 22 in an automatic phase control circuit 17 is changed over to be connected to a capacitor C2 at the reproduction or a switch 23 is clanged over to the position of a resistor R4, then the range of keeping the inherent frequency and the synchronization is widened and the circuit 17 is more sensitive to noise due to decentering an optical disc 8 or noise due to aging deterioration of the optical disc 8 than that at the normal reproduction. Thus, the abnormal clock is prevented and the probability of mis-reproduction is minimized.
    • 9. 发明专利
    • SIGNAL PROCESSING CIRCUIT
    • JPH02137169A
    • 1990-05-25
    • JP28893288
    • 1988-11-17
    • MITSUBISHI ELECTRIC CORP
    • FUJIO KAZUYOSHIFURUKAWA TERUO
    • G11B20/10
    • PURPOSE:To reproduce the data of high reliability by providing an automatic gain control (AGC) amplifier to fix the header part signal amplitude of an analog reproducing signal and an AGC control circuit to generate a signal for the operation and unoperation of the AGC amplifier. CONSTITUTION:A reproducing signal is inputted from a recording medium to a filter circuit 1 and a noise frequency component excepting for a necessary band is removed. An output signal 1a of this filter circuit 1 is inputted to a first step amplifier 2 in a next step and adjusted do the amplitude in a rated range here. Only when the reproducing signal amplitude of a header part to be a subject, for which the AGC is executed, is in the rate a range, an AGC amplifier 4A executes the AGC operation and when the amplitude is out of the range, the AGC operation is not executed but a gain is fixed to a suitable fixed value. Thus, even when the reproducing signal amplitude of the header part is abnormal, the abnormal amplitude of the AGC amplifier 4A is not executed but the signal detection of an add-on data part can be normally executed. Thus, the data of the high reliability can be reproduced.