会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明专利
    • Semiconductor integrated circuit and its test method
    • 半导体集成电路及其测试方法
    • JP2003346500A
    • 2003-12-05
    • JP2002155107
    • 2002-05-29
    • Hitachi LtdHitachi Ulsi Systems Co Ltd株式会社日立製作所株式会社日立超エル・エス・アイ・システムズ
    • TAKAZAWA YOSHIOYAMADA TOSHIOYANAGISAWA KAZUMASAHAYASAKA TAKASHI
    • G01R31/28G06F12/16G11C29/00G11C29/02G11C29/04G11C29/26H01L31/0328
    • G11C29/26G11C2029/1806G11C2029/2602G11C2029/3202
    • PROBLEM TO BE SOLVED: To provide a semiconductor integrated circuit wherein a memory test efficiency on a plurality of on-chip memories by using a march pattern or the like is enhanced. SOLUTION: The semiconductor integrated circuit is provided with a plurality of bridge circuits (21 to 25) that convert test data information from a common test bus (31) connected to a plurality of memories (11 to 15) the access data width and the address decode logic of which differ from each other into access data width unique to each memory, convert test address information from the common test bus into a bit arrangement unique to each memory, and supply the result to each corresponding memory. It is possible to test a plurality of the memories in parallel by supplying the test address information from the common test bus to a plurality of the memories in parallel. It is possible to unify address scanning directions of the respective memories with respect to the test address information in a particular direction according to the bit arrangement unique to each memory by supplying the test data information to a plurality of the memories with the different access data widths in parallel. COPYRIGHT: (C)2004,JPO
    • 要解决的问题:提供一种半导体集成电路,其中通过使用行进模式等提高了对多个片上存储器的存储器测试效率。 解决方案:半导体集成电路设置有多个桥接电路(21至25),其将来自连接到多个存储器(11至15)的公共测试总线(31)的测试数据信息转换为访问数据宽度 并且其地址解码逻辑彼此不同成为每个存储器唯一的访问数据宽度,将测试地址信息从公共测试总线转换成每个存储器唯一的位排列,并将结果提供给每个对应的存储器。 通过将来自公共测试总线的测试地址信息并行地提供给多个存储器,可以并行地测试多个存储器。 通过将测试数据信息提供给具有不同访问数据宽度的多个存储器,可以根据每个存储器唯一的位排列将特定方向上的各个存储器的地址扫描方向相对于测试地址信息进行统一 在平行下。 版权所有(C)2004,JPO