会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 3. 发明专利
    • SEMICONDUCTOR DEVICE
    • JPS6053068A
    • 1985-03-26
    • JP16052083
    • 1983-09-02
    • HITACHI LTDNIPPON TELEGRAPH & TELEPHONE
    • UMAJI TOORUSEKI KOUICHITSUKADA TOSHIHISAOOTA HISAO
    • H01L23/60H02H9/04
    • PURPOSE:To lower the peak value of voltage applied to a photodiode, and to increase the withstanding voltage of a protective circuit largely by directly coupling the protective circuit to each input-output terminal and connecting a resistor between the protective circuit and an element proper. CONSTITUTION:Time constants on the rise and fall of voltage applied to a photodiode 21 are represented by tauf=Ca.Rp and taus=C.nRs. Since the time constant taus on the fall does not depend upon the value of a protective resistor Rp16, the peak value of voltage applied to the photodiode 21 by static electricity can be reduced by increasing the value of the Rp16, thus largely improving electrostatic withstanding voltage. When the area of a junction in a protective diode is increased or the thickness of an I layer is thinned, nRs lowers, and taus is also reduced, thus improving withstanding voltage. The capacitance Cd/n of a protective diode row also increases at that time, but the speed of responce of an element does not lower because these diodes are coupled directly with input-output terminals without through the protective resistor Rp16.
    • 5. 发明专利
    • INTEGRATING CIRCUIT
    • JPS58125177A
    • 1983-07-26
    • JP591782
    • 1982-01-20
    • HITACHI LTDNIPPON TELEGRAPH & TELEPHONE
    • IZAWA YUUJIUMAJI TOORUEBII EIZOUTSUKADA TOSHIHISAYAMAMOTO HIDEAKIMATSUI KAZUMASAOOTA HISAO
    • G06K7/00G06G7/186
    • PURPOSE:To constitute a titled circuit so that it is not influenced by offset voltage and accuracy of a feedback capacity, by accumulating such charge as negates input offset voltage in advance in the feedback capacity, and discharging this charge in order to a suceeding integrator. CONSTITUTION:At first, a control signal generating circuit 39 is operated so that switches 35-1, 35-2 and 38 between preceding and succeeding inverted input terminals and output terminals, and only switches 33-1, 33-2 between preceding feedback capacities 31-1, 31-2 and the succeeding inverted input terminals become a connected state, and input offset voltage of each leading operational amplifiers 30-1, 30-2, and succeeding input offset voltage are applied to the preceding feedback capacities 31-1, 31-2. When the accumulation time has ended, all the switches are set to an off-state once, and the switches 35-1, 35-2 are operated so that the inverted input terminal and the output terminal of the preceding operational amplifiers 30-1, 30-2 become a conducting state. Subsequently, the switches 33-1, 33-2 are controlled so that the charge accumulated in the preceding feedback capacities 31-1, 31-2 is selectively discharged to the succeeding integrator by use of the succeeding switch 38.
    • 8. 发明专利
    • IMAGE PROCESSOR
    • JPS6298860A
    • 1987-05-08
    • JP23804685
    • 1985-10-24
    • MATSUSHITA GRAPHIC COMMUNICNIPPON TELEGRAPH & TELEPHONE
    • HANAOKA HIDEYUKIOOTA HISAO
    • H04N1/04
    • PURPOSE:To adjust the level of a picture signal irrespective of its frequency by controlling the lighting time of a light source based on the peak level of the picture signal at every line. CONSTITUTION:Based on a basic clock signal A a line interval is generated by a counter 1 and a decoder 2 to obtain a pulse signal C at a fixed interval. The pulse signal C drives a charge accumulation type image sensor 4 through a drive circuit 3. The light source 14 irradiates an original 15, and the image sensor 4 scans the reflected light. After the picture signal M of the original obtained by scanning is amplified by an operational amplifier 5, it is inputted to a quantizer 6. The input signal is quantized by N-bits, outputted to the outside as an N-bit picture signal B, and simultaneously outputted to a deciding circuit 7 as a quantized signal H. The deciding circuit 7 compares the quantized signal H with a reference level L, and the counted value of the lighting up timing is adjusted in accordance with the difference to increase or decrease the quantity of light.