会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 2. 发明专利
    • MANUFACTURE OF SEMICONDUCTOR DEVICE
    • JP2000150548A
    • 2000-05-30
    • JP31869098
    • 1998-11-10
    • HITACHI LTDAKITA DENSHI KK
    • OBA TAKASHI
    • H01L23/12H01L21/301H01L21/56
    • PROBLEM TO BE SOLVED: To provide a semiconductor device manufacturing technique by which a sealing section having an accurate external size can be formed by preventing the burring or chipping of the sealing section. SOLUTION: A substrate sheet 9 composed of a plurality of bases 2 each carrying a plurality of connection terminals formed on one surface and a plurality of substrate dividing grooves 11 respectively formed on the other surfaces of the boundary sections of the bases 2 is constituted so that individual sealing sections 7 formed at every base 2 may be separated from each other by bending the sheet 9 from the grooves 11, in such a way that, after semiconductor chips 4 are respectively mounted on the bases 2 and electrically connected to the connection terminals and a sealing resin 13 is supplied to the sheet 9, the resin 13 is divided into parts by mounting a partitioning jig 15 on the sheet 9, and, when the resin is half cured, removing the jig 15 and forming the sealing sections 7 at every base 2. Therefore, the burring and chipping of a semiconductor device can be prevented and sealing sections having accurate outside dimensions can be formed easily, because the sealing sections 7 are not divided at the time of dividing the sheet 9.
    • 4. 发明专利
    • SEMICONDUCTOR DEVICE
    • JPH1012810A
    • 1998-01-16
    • JP16546796
    • 1996-06-26
    • HITACHI LTDAKITA DENSHI KK
    • OBA TAKASHI
    • H01L25/18H01L25/065H01L25/07
    • PROBLEM TO BE SOLVED: To miniaturize a highly integrated semiconductor device. SOLUTION: A semiconductor device 1 comprises an external electrode 11, and also comprises a substrate 2 wherein a recessed part 8 is provided on a main surface and a wiring 9 is provided, at least one semiconductor chip 12 wherein, while it is fixed to the recessed part of the substrate, an electrode 13 is connected to the wiring 9 of the substrate 2 through electrical means, and a cap 15 so fixed to the main surface of the substrate 2 as to block the recessed part. The cap 15 is formed with a semiconductor chip 16 and an electrode 17 of the semiconductor chip 16 is connected to the wiring 9 of the substrate 2 by electrical means. The gap between the substrate 2 and the cap 15 is filled with an insulating resin 14, and an electrode surface of the semiconductor chip 16 constituting the cap and the semiconductor chip 12 fixed to the recessed part of the substrate 2 are coated with the insulating resin 14. The semiconductor chip 16 constituting the cap 15 has a size similar to that of the substrate 2. In addition, the rear surface of the substrate 2 contains the external electrode 11.
    • 5. 发明专利
    • SEMICONDUCTOR DEVICE
    • JPH09107067A
    • 1997-04-22
    • JP26165495
    • 1995-10-09
    • HITACHI LTDAKITA DENSHI KK
    • OBA TAKASHI
    • H01L23/12H01L25/065H01L25/07H01L25/18
    • PROBLEM TO BE SOLVED: To realize good handling property and increase the memory capacity by attaching a semiconductor element constituting a memory into recesses on front and back sides of a wiring board and covering the semiconductor element with an insulating resin. SOLUTION: A semiconductor device 1 has a rectangular wiring board 2, and an upper side electrode 3 and a lower side electrode 4 provided on front and back sides of the wiring board 2. The upper side electrode 3 and the lower side electrode 4 are electrically connected with each other via a lateral side electrode 5. Thus, the upper side electrode 3 and the lower side electrode 4 are vertically overlapped in a perspective view, and form electrodes of the same function. Also, semiconductor elements 14a, 14b made of memory elements are fixed on recessed front and back surfaces of the wiring board 2, respectively, and the upper side electrode 3, the lower side electrode 4 and the lateral side electrode 5 as lead-out terminals of the semiconductor elements 14a, 14b are commonly used by these semiconductor elements. Therefore, the memory capacity is increased. Since the semiconductor element is embedded in the recess of the rigid wiring board 2 and covered with resin, good handling property of the semiconductor device 1 is realized.
    • 6. 发明专利
    • MODULE TYPE INTEGRATED CIRCUIT APPARATUS
    • JPS61181975A
    • 1986-08-14
    • JP2165985
    • 1985-02-08
    • HITACHI LTD
    • FUJITA MINORUOBA TAKASHIITO KAZUO
    • H01L21/66G01R31/02H01L21/822H01L27/04
    • PURPOSE:To perform a function test simply, by providing the wire formed on a module substrate with a testing circuit which supplies an input signal for function tests selectively into a plurality of semiconductor integrated circuit units with an external terminal connected thereto separately to fetch output signals. CONSTITUTION:Input terminals and output terminals of latch circuits FF11-FF2 N are connected to common input signal lines Di and output signal lines Do respectively. The latch circuits FF11-FF2N are selectively enabled by a decode control signal DCR formed with a test controlling circuit TSTCONT, which is provided with an external terminal from which a test pattern signal, an output signal with respect thereto and an address input terminal for specifying a semiconductor integrated circuit units to be tested. A test signal is sent out from a latch circuit provided in one semiconductor integrated circuit unit and received with a latch circuit provided in a semiconductor integrated circuit unit so arranged to be connected thereto. Thus, a testing can be done in a relatively short period of time proportional to the semiconductor integrated circuit.
    • 7. 发明专利
    • FORCIBLE OPERATING METHOD OF SUB PUMP IN WATER SUPPLY DEVICE
    • JPS63154888A
    • 1988-06-28
    • JP29991586
    • 1986-12-18
    • HITACHI LTDHITACHI KEIYO ENG
    • IDEKI TAKESHIOBA TAKASHI
    • F04D15/00
    • PURPOSE:To prevent over rise of pressure of supply water, by temporarily carrying out combined operation within an allowable output range of an inverter at a time point where the operational characteristic point of a main pump transfers to a forcible operation starting point of a sub pump because of reduction of usage of water. CONSTITUTION:If the operational characteristic point of a main pump 1 transfers to a forcible operation starting point of a sub pump 5 because of reduction of usage of water during when the main pump 1 is operated independently by means of an inverter 10 while a standby pump 7 and the sub pump 5 stopped and the total input signal for the main and sub pumps 1, 5 is within an allowable output signal of the inverter 10, the sub pump 5 is operated forcibly in parallel. Here upon, the delivery pressure may increase remarkably, but since the pump is controlled such that the total input signal for the main and sub pumps 1, 5 will be within the allowable output signal of the inverter 10, over rise of the delivery pressure can be suppressed. Furthermore, a pressure detector 6 detects the pressure rise so as to enable constant control of the delivery pressure.
    • 9. 发明专利
    • SEMICONDUCTOR DEVICE
    • JPS6269537A
    • 1987-03-30
    • JP20866085
    • 1985-09-24
    • HITACHI LTD
    • SHIRAI MASAYUKIOBA TAKASHI
    • H01L23/28H01L23/31H01L23/538
    • PURPOSE:To prevent the effect of the warping of a board printed-circuit, by hanging a semiconductor element, which is fixed to the wiring substrate with a protruded electrode, in the part of a through hole, which is provided in the board, filling silicon gel in the through hole, and covering the semiconductor element. CONSTITUTION:A through hole 2 is provided in a printed-circuit board 1. A wiring substrate 5, to which a semiconductor element 3 is fixed with its protruded electrode 4, is made to hang in a space of the hole 2 with a connector wires 6. Then, a flat plate 7 is stuck to the back surface of the board 2 with a bonding material 8. Thereafter, silicon gel 9 is filled in the hole 2 so as to cover the element 3, the wires 6 and the entire body of the substrate 5. A dam for stopping the flow of the gel and a cap (both are not shown in the drawing) are attached. Thus, stress to the element 3 from the board 1 can be alleviated, and the effect of the warping of the board 1 can be prevented.
    • 10. 发明专利
    • SEMICONDUCTOR DEVICE
    • JPS61177710A
    • 1986-08-09
    • JP1853885
    • 1985-02-04
    • HITACHI LTD
    • FUJITA MINORUOBA TAKASHIITO KAZUO
    • H01L21/02H01L21/60
    • PURPOSE:To precisely fix a pellet by mounting the pellet provided with a face electrode on a surface for a circuit forming face, and by providing an optional position of a back portion of the pellet with a predetermined marking. CONSTITUTION:A mother chip 3 made of silicon where a large number of pellets 2 are face-down-bonded on the upper surface of a ceramic substrate 1 is bonded by a gold-silicon eutectic 4. The pellet 2 is formed by a silicon single crystal, and a soldering bump 10 is formed as a face electrode on a surface of the circuit forming surface of one side of 2. A complicated shaped circuit is formed in the silicon single crystal, and is electrically connected with the soldering bump 10 by means of wiring of such as aluminium. By providing a marking 11 in a back portion of the pellet 2 and distinguishing the pellet with the said marking, such as a kind of the pellet, a direction of the pellet, and a position for fixing the pellet are distinguished by only the back portion without any confirmation of a front surface of the pellet 2.