会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明专利
    • MATRIX BOARD
    • JPH08306267A
    • 1996-11-22
    • JP11047595
    • 1995-05-09
    • FUJITSU LTD
    • MITAMURA FUMIOABE TOSHIOTAKAGI HIROFUMI
    • H01H27/00H04Q1/14H05K1/00
    • PURPOSE: To reduce the manhours of the work so as to improve the yield, to lower the cost, and to facilitate the insertion of a connecting pin into a cross point pin hole by overlapping and fixing a four-layered printed wiring board and a guide board with a mechanical means. CONSTITUTION: A guide board 20 is laminated on the surface side of a four- layered printed wiring board 40, and fixed to the printed board 40 by a mechanical fixing means 90. A cross point hole 3 is drilled in each cross point, in which an A-line X-directional pattern 1-1 (B-line X-directional pattern 1-2) and an A-line Y-directional pattern 2-1 (B-line Y-directional pattern 2-2) three- dimensionally cross each other. A part of this hole 3 in the surface side of the board 20 is formed into the taper-shaped hole for enlargement so that a connecting pin 15 is easily inserted. When the connecting pin 15 is inserted into the hole 3, the pattern 1-1 and the pattern 2-1 are connected to each other through a ring-like conductor 15A, and the pattern 1-2 and the pattern 2-2 are connected to each other through a ring-like conductor 15B. The manhours of the work is thereby reduced, and the pin 15 can be easily inserted into the hole 3.
    • 2. 发明专利
    • MATRIX BOARD
    • JPH08205207A
    • 1996-08-09
    • JP698795
    • 1995-01-20
    • FUJITSU LTD
    • MITAMURA FUMIONOKIMURA HITOSHITAKAGI HIROFUMI
    • H01R11/01H04Q1/14
    • PURPOSE: To attain miniaturization and the improvement of crosstalk characteristics concerning the matrix board for connecting subscriber's lines and the terminals of channel switches. CONSTITUTION: Concerning the matrix board for which plural wirings 4-1, 4-2, 5-1 and 5-2 are formed on insulated substrates 1 of plural layers so as to respectively parallel and to cross among the respective layers, inserting holes for inserting connecting pins are formed at the crossing parts of wirings, the wirings at the crossing part are connected by inserting the connecting pin to that inserting hole and the wirings at the crossing part are disconnected by pulling out the connecting pin, areas 6-1 and 6-2 with different wiring lengths and grid dimensions are formed by setting the wiring interval between the wiring 4-1 connected to a first connector 2-1 on the side of an input line and the wiring 5-1 connected to a first connector 3-1 on the side of an output line narrower than the wiring interval between the wiring 4-2 connected to a second connector 2-2 on the side of an output line and the wiring 5-2 connected to a second connector 3-2 on the side of the output line.