会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明专利
    • MULTI-CARRIER BATCH PROCESSING CIRCUIT
    • JPH11298433A
    • 1999-10-29
    • JP9922898
    • 1998-04-10
    • NEC CORPJISEDAI EISEI TSUSHIN HOSO SYS
    • YONEDA MASAYOSHIDOBASHI YASUETAKEDA OSAMUHASHIMOTO YUKIO
    • H04J1/00H04J3/00H04J4/00
    • PROBLEM TO BE SOLVED: To make the circuit small in size, light in weight and to reduce the power consumption. SOLUTION: In this processing circuit, a mixer 2 applies quasi-synchronization detection to a plurality of frequency multiplex carriers, an A/D converter 3 converts the resulting carrier into a digital signal and it is collectively demultiplexed by a batch demultiplexer circuit 4 conventionally, subsequently a time multiplexer circuit 5 distributes the batchwise demultiplexed carriers properly in time and space, multiplexes them timewisely and provides an output to a multi-carrier batch demodulation circuit 6. A spatial multiplex release circuit 11 of the collective demodulation circuit 6 releases spatial multiplex of the multi-carrier to demultiplex the time multiplex carriers with a multiplicity of (m) and m-multiplicity demodulation circuits 12-1 to 12-n that respectively receive the demultiplexed time multiplex carriers apply arithmetic processing to the multiplexed parts collectively. As a result, since the m-multiplicity demodulation circuits 12-1-12-n are placed spatially as n-set that is the total carrier number/m, the number of the demodulation processing circuits is reduced.
    • 7. 发明专利
    • HIGH FREQUENCY POWER AMPLIFIER CIRCUIT
    • JPH1065465A
    • 1998-03-06
    • JP23464496
    • 1996-08-19
    • JISEDAI EISEI TSUSHIN HOSO SYSFUJITSU LTD
    • ISHIDA HITOSHI
    • H01P5/02H03F3/60
    • PROBLEM TO BE SOLVED: To maximize the power efficiency of an FET by connecting a harmonic control circuit being a short-circuit point with respect to a 2nd harmonic to an output of a semiconductor amplifier element (FET) and adjusting the length (phase) of a transmission line from the output terminal of the FET to the short-circuit point. SOLUTION: A harmonic control circuit acting like a short-circuit point with respect to a second harmonic is connected to an input terminal of an output side fundamental wave matching circuit 3 of an FET 1. A T shaped open stub 6 is formed on a dielectric board 7 in the harmonic control circuit. The fundamental wave and harmonics generated in the FET 1 enter the harmonic control circuit as traveling waves. The harmonics are reflected by the harmonic control circuit and returned to the FET 1 as a reflecting wave. The length (phase) of the transmission line from an output terminal of the FET 1 to the short-circuit point is adjusted so that the harmonic traveling wave from the FET 1 and the reflected wave from the harmonic control circuit are cancelled with each other.