会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 47. 发明专利
    • Semiconductor storage device
    • 半导体存储设备
    • JP2008165876A
    • 2008-07-17
    • JP2006352816
    • 2006-12-27
    • Toshiba Corp株式会社東芝
    • NAGASHIMA HIROYUKI
    • G11C29/44G11C16/04G11C16/06G11C29/04G11C29/12
    • G11C29/832G11C29/4401G11C29/72G11C29/82
    • PROBLEM TO BE SOLVED: To automate RD-replacement of a column adjacent to a defective column in a NAND flash memory performing RD-replacement of a defective column by BIST. SOLUTION: For example, a readout result from each sense amplifier of the selected column is compared with an expected value (state 3), and when the defect in the selected column is detected, the RD-replacement of the defective column is performed (state 4). Furthermore, on the basis of, the readout result from each sense amplifier of the defective selected column, it is detected whether or not a bit line at the end of the selected column is open. When it is open, the RD-replacement of the adjacent column at the open bit line side is automatically performed (state 5). COPYRIGHT: (C)2008,JPO&INPIT
    • 要解决的问题:在通过BIST执行缺陷列的RD替换的NAND闪存中自动RD替换与缺陷列相邻的列。

      解决方案:例如,将所选列的每个读出放大器的读出结果与期望值(状态3)进行比较,并且当检测到所选列中的缺陷时,缺陷列的RD替换为 执行(状态4)。 此外,基于缺陷选择列的每个读出放大器的读出结果,检测所选列的末尾的位线是否打开。 当打开时,自动执行打开位线侧的相邻列的RD替换(状态5)。 版权所有(C)2008,JPO&INPIT

    • 49. 发明专利
    • Nonvolatile memory structure
    • 非易失性存储器结构
    • JP2008010132A
    • 2008-01-17
    • JP2006283960
    • 2006-10-18
    • Siliconmotion Incシリコンモーション インコーポレイティッドSiliconmotion Inc.
    • CHEN TE-WEI
    • G11C29/04G11C16/06H01L27/10
    • G11C29/832G11C29/006G11C29/78
    • PROBLEM TO BE SOLVED: To provide a novel nonvolatile memory array structure capable of facilitating a test process of the nonvolatile memory array by forming an open circuit between an abnormally functioning bit line and a sense amplifier. SOLUTION: This structure includes N pieces of bit lines, M pieces of first wordlines, M×N pieces of first storage cells, second wordline, N pieces of second storage cells, sense amplifier, N pieces of first transistors, N pieces of second transistors, and an enable line. Among them, M and N are natural numbers, and the second storage cells and the first transistors control whether the open circuit is formed between the corresponding bit line and sense amplifier, or not, and a write-in of a test result of the nonvolatile memory array is carried out by the second transistor and the enable line. COPYRIGHT: (C)2008,JPO&INPIT
    • 要解决的问题:提供一种新颖的非易失性存储器阵列结构,其能够通过在异常功能的位线和读出放大器之间形成开路来促进非易失性存储器阵列的测试处理。 解决方案:该结构包括N条位线,M条第一字线,M×N条第一存储单元,第二字线,N条第二存储单元,读出放大器,N条第一晶体管,N段 的第二晶体管,以及使能线。 其中,M和N是自然数,第二存储单元和第一晶体管控制是否在对应的位线和读出放大器之间形成开路,以及写入非易失性的测试结果 存储器阵列由第二晶体管和使能线执行。 版权所有(C)2008,JPO&INPIT