会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 34. 发明专利
    • MANUFACTURE OF SEMICONDUCTOR DEVICE
    • JPH04152673A
    • 1992-05-26
    • JP28006690
    • 1990-10-17
    • MATSUSHITA ELECTRIC IND CO LTD
    • MORIMOTO TADASHIWADA ATSUO
    • H01L27/00H01L27/146
    • PURPOSE:To enable a photosensitive layer and a light shielding layer to be formed at the same time so as to simplify a semiconductor device in manufacturing process by a method wherein a second metal serving as a lower electrode of the photosensitive layer or/and an amorphous Si film film are used also as a light shielding layer. CONSTITUTION:A first metal of alloy of aluminum and silicon is deposited on a layer insulating film 11, and a signal lead-out electrode 12 and a wiring 13 of an active layer are formed. Then, the layer insulating film 11 is deposited again so as to make the surface flat. Finally, a second metal 14 of Cr or the like and an amorphous Si film 15 are deposited on the layer insulating film 11, and a patterning process is carried out. In a non-photodetective region, the second metal 14 and the amorphous Si film 15 are formed into a pattern which is reverse to the pattern of the signal lead-out electrode 12. The second metal 14 of Cr or the like formed on an active layer 10 is made to function as the lower electrode of the photosensitive layer, and the amorphous Si film 15 is made to serve as the photoelectric conversion layer of the photosensitive layer. On the other hand, the second metal 14 of Cr and the amorphous Si film 15 formed on a part other than the active layer 10 are made to serve as a light shielding film.
    • 36. 发明专利
    • MANUFACTURE OF SEMICONDUCTOR DEVICE
    • JPH03292766A
    • 1991-12-24
    • JP9573490
    • 1990-04-10
    • MATSUSHITA ELECTRIC IND CO LTD
    • MORIMOTO TADASHIWADA ATSUO
    • H01L21/3205H01L21/768H01L27/00
    • PURPOSE:To enable metal used for an interlayer wiring to be selectively buried in an opening high in selectivity by a method wherein phosphorus or boron ions are implanted into all the surface of an insulating film deposited on a first metal layer, an opening ia provided to the insulating layer through etching, and a second metal is selectively grown inside the opening concerned through a chemical vapor growth. CONSTITUTION:An insulating film 2 such as an oxide film or the like is deposited on a titanium silicide film 1 which serves as a wiring material of an lower integrated circuit element layer 100, and an upper integrated circuit element layer consisting of, for instance, a MOS transistor 4 is formed thereon. Thereafter, phosphorus or boron ions are implanted. At this point, a highly doped layer is formed on the surface of the insulating layer 2. Then, an opening is provided to the insulating film 2 through an etching mask to provide an interlayer wiring opening 20, and the surface of the titanium silicide film 1 is exposed. Lastly, a metal 5 of tungsten or the like used for an interlayer wiring is selectively grown in the opening 20. At this point, as phosphorus or boron ions have been implanted into the surface of the insulating layer 2, the metal 5 is hardly grown on the surface of the insulating film 2.