会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 92. 发明专利
    • COMMUNICATION CONTROLLER AND ITS METHOD
    • JPH04170135A
    • 1992-06-17
    • JP29594090
    • 1990-11-01
    • NIPPON DENKI FIELD SERVICE
    • HAYASHI HIROSHI
    • G06F13/00H04B17/00H04L29/14
    • PURPOSE:To locate a cause of a fault immediately on the occurrence of the fault by providing a data transmission reception means and a transmission reception monitor storage means to the controller. CONSTITUTION:The controller is provided with a data transmission reception control section 3, which receives a 1st data sent from an opposite station through a communication line, transfers the data to a host computer 5 and sends a 2nd data sent from the host computer 5 to the opposite station through the said communication line. Moreover, the 1st data sent from the opposite station through the communication line is received and stored in a memory, the data is compared and monitored with a 2nd data sent from the host computer 5, and when a fault of a line takes place. the 1st data is given to the host computer 4, in which a cause to the fault is implemented, Moreover, the controller is provided with a transmission reception data monitor storage section 2, which retrieves a data stored in the memory for restoration processing when an error takes place in the data the transmission reception control means 3. Thus, the cause to the fault is immediately retrieved based on the data on the occurrence of the fault to be stored.
    • 95. 发明专利
    • MAGNETIC DISK SYSTEM
    • JPH04153727A
    • 1992-05-27
    • JP27973390
    • 1990-10-18
    • NIPPON DENKI FIELD SERVICE
    • TSUBOTA MICHIHIKO
    • G06F3/06G11B19/02G11B20/10
    • PURPOSE:To decrease the amount of data which can not be used owing to the trouble of a head disk assembly by handling a head disk assembly which is recognized by a central processor as a virtual disk assembly and composing this of (m) head disk assemblies. CONSTITUTION:A magnetic disk controller 3 is equipped with an address converting circuit 5 for developing a head disk assembly number, a cylinder number, and a head number sent from the central processor 1 in a head disk assembly Dij and a data transfer circuit 7 which intervenues for data transmis sion and reception between a magnetic disk device 4 and the central processor 1. Then a normal head disk assembly corresponds to a virtual head disk assem bly LDj, which is divided into (m) head disk assemblies Dij. Here, (m) is obtained by dividing the total number of the tracks of m=LDj by the total number of the tracks of the Dij. Consequently, the amount of data which can not be used owing to the trouble of a head disk assembly is one (m)th as large as the amount of data of the virtual disk head assembly.
    • 98. 发明专利
    • LOGIC CIRCUIT MANAGING DEVICE
    • JPH03157734A
    • 1991-07-05
    • JP29806989
    • 1989-11-15
    • NIPPON DENKI FIELD SERVICE
    • FUCHIGAMI MASAHIRO
    • G06F11/00
    • PURPOSE:To prevent a secondary fault due to the replacing work of a parts from occurring when a fault occurs by providing a means to check the validity of the revision of the parts when a power source is applied and a command is executed. CONSTITUTION:When revision-up due to modification construction, etc., is performed, short-circuiting are performed with wrapping posts 1-10 according to a prescribed correspondence table. Data is connected to flip-flops 11-15 by fall, and is inputted unconditionally with a supplied clock. When the power source is applied and the command is executed, the data is read with a shift bus, and is transferred to a diagnostic processor 20 with a diagnostic interface 22, and the revision shown in the parts in which logic circuits 16-19 exist is inputted, thereby, the check result of the data can be displayed. In such a way, since the revision of the parts can be confirmed, it is possible to prevent the secondary fault due to the exchanging work of the part from occurring when the fault occurs.
    • 99. 发明专利
    • SYSTEM FOR AUTOMATIC SWITCHING TO ALTERNATIVE MEMORY
    • JPH03147162A
    • 1991-06-24
    • JP28625889
    • 1989-11-02
    • NIPPON DENKI FIELD SERVICE
    • SUGIYAMA YASUAKI
    • G06F12/16
    • PURPOSE:To eliminate necessity for the investigation of a fault cause, which is executed each time memory error is generated, by providing an alternative memory and an automatic switching circuit and automatically executing switching to the alternative memory for the unit of an address when the error is generated in a memory. CONSTITUTION:When memory is accessed, an address signal (a) is compared with a defective address, which is registered to all defective address storage parts 1, by a defective address coincidence detection circuit part 4. When the coincidence is detected, namely, when the error is generated, a defective address memory, for example, a write gate (f) of a defective address memory 11a is opened by using an output signal (e) of a data check circuit 21 and the output of an address decoder 15 is separated by a NOR gate circuit 19 of an alternative memory switching circuit part 5. Then, a signal sent out from the defective address coincidence detection circuit part 4 is inputted to an alternative memory 12b and switching to the memory 12b is executed. Thus, it is not necessary to execute the investigation of the fault cause which is executed each time the memory error is generated.
    • 100. 发明专利
    • OPERATING SYSTEM CORRECTING SYSTEM
    • JPH03147130A
    • 1991-06-24
    • JP28626189
    • 1989-11-02
    • NIPPON DENKI FIELD SERVICE
    • NAKAMURA KENICHI
    • G06F11/28G06F9/06
    • PURPOSE:To enhance the operation rate of a computer system by constituting the system so that a defective part of an operating system can be corrected without interrupting the computer system. CONSTITUTION:An operating system actuates a correction program 6, an execution segment 5 is read successively into a main memory 4, compared with a correction segment name of the correction program 6 immediately before the execution, and when they are equal to each other, the execution control is shifted to the correction program 6, and a read-in defective segment is corrected by the correction data of the correction program 6. In this case, 'only execution possible' of a segment attribute is changed to 'writable' and corrected by the correction data, and after the correction, the segment attribute is returned to 'only execution possible' again. Subsequently, the execution control is returned to the corrected execution segment 5 from the correction program 6, and the operation of a regular operating system is executed. In such a manner, the operation rate of the computer system can be enhanced.