会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明专利
    • CLOCK SELECTION CONTROL SYSTEM
    • JPH0934583A
    • 1997-02-07
    • JP17991895
    • 1995-07-17
    • FUJITSU LTD
    • KISHINAMI KAZUO
    • G06F1/04H04L1/22H04L7/00H04L12/00
    • PROBLEM TO BE SOLVED: To enable a clock selection control system in a digital exchange to supply a signal group into a simplex device in an always stable state even when the signal group supplied from a duplex device is switched. SOLUTION: In a digital exchange provided with a duplex device 100 generating a signal group (SIG) including clocks (CLK) having the same frequency and asynchronous with each other and the same kind of signals (DG) synchronized with each clock and a simplex device 200 incorporating a phase synchronizing circuit 201 receiving the signal groups of two systems from the duplex device, selecting either one system and generating the clock phase-synchronized with a reception clock, a first selection means 300 for switching only a clock at first when the switch request of the signal group is generated and a second selection means 400 for monitoring the phase of the output clock of a phase synchronizing circuit after a clock is switched and switching the signals except the clock after the phase of the clock reaches a prescribed state are provided.
    • 2. 发明专利
    • SCANNING SYSTEM FOR SUBSCRIBER LINE
    • JPS63156453A
    • 1988-06-29
    • JP30453686
    • 1986-12-19
    • FUJITSU LTD
    • KISHINAMI KAZUO
    • H04Q3/72H04Q11/04
    • PURPOSE:To improve reliability for supervising a subscriber line, by scanning the communication state of each subscriber line by a line concentration multiplexing device autonomously, and detecting the change of the communication state of each subscriber line based on a scanned result transmitted from the line concentration multiplexing device by a time divisional call device, in a time divisional data exchanger. CONSTITUTION:A scan group generating part 29 in the line concentration multiplexing device 2 generates a bit of scan group information (sg) which steps at a prescribed cycle, and transmits it to a subscriber line scanning circuit SCN22 and a gate 26. The SCN22 scans the communication state of the the subscriber line 4 in a group at every transmission of the bit of scan group information (sg) from the part 29, and transmits the scanned result to the gate 26. The time divisional call device 1 receives and analyzes incoming bit of subscriber line scan information (sa), and transmits it to a change detecting part DET18. The DET18 analyzes transmitted bit of subscriber line scan information (sa), and detects the change of the communication state of the subscriber line 4 in the group designated by the bit of scan group information (sg). Therefore, it is possible to monitor the communication state of each subscriber line 4 housed in the line concentration multiplexing device 2 periodically.
    • 3. 发明专利
    • ON-LINE PROGRAM DEVELOPMENT SYSTEM
    • JPS62176350A
    • 1987-08-03
    • JP1860286
    • 1986-01-30
    • FUJITSU LTD
    • KISHINAMI KAZUO
    • G06F11/28H04M3/22H04Q1/22
    • PURPOSE:To improve the test accuracy of a program and the test efficiency by providing an on-line information collection equipment collecting storage information transferred between a central processing section and a storage section in operation and channel information transferred between the central processing unit and a channel section in operation. CONSTITUTION:The on-line information collection equipment 7 collects the storage information md transferred between the central processing section 1 and the storage section 2 in operation and the channel information sd transferred between the central processing section 1 and the channel section 3 in operation. Thus, no excess load such as the collection processing of the channel information sd is exerted onto the central processing section 1 except the execution of a test object program stored in the storage section 2 and the test is attained in a conventional operating state. Even when an electronic exchange is in operation, the storage information md and the channel information sd collected by the on-line information collection equipment 7 are analyzed at any time in real time and the test accuracy and the test efficiency are improved.
    • 4. 发明专利
    • SIGNAL PROCESSING SYSTEM
    • JPS6251847A
    • 1987-03-06
    • JP19131785
    • 1985-08-30
    • FUJITSU LTD
    • KISHINAMI KAZUO
    • H04J3/00
    • PURPOSE:To relax a requested quickness of an arithmetic element by converting a significant signal on a specific time slot to a signal in the frame period to which the significant signal belongs and using the converted signal for the processing in a prescribed processing means. CONSTITUTION:Significant signals on corresponding time slots in individual frames of a burst signal train (a) transmitted through highways HWo...HWn are written in time conversion memories 11o...11n by address signals from write address generating circuits 12o...12n. These data are read out by read address generating circuits 13o...13n and are converted to signals in frame periods to which signals on time slots belong, and converted signals are outputted from time conversion devices 10o...10n. Output signals from devices 10o...10n are multiplexed by an n-multiplex conversion circuit 14 and are sent to a line 15.
    • 6. 发明专利
    • DATA EXCHANGE LINE EXCHANGE SYSTEM
    • JPS6359039A
    • 1988-03-14
    • JP20047586
    • 1986-08-27
    • FUJITSU LTD
    • KISHINAMI KAZUO
    • PURPOSE:To attain a process note check of an extended data terminal line during on-line operation by providing a memory storing data in response to the service state of each data terminal line to a line concentration multiplexer at the on-line operation. CONSTITUTION:A data representing whether a line is in service or not for each data terminals 31-3n is stored in a memory 17 depending on the application of station condition from a control section 4 at the on-line operation. Then an operation section 8 selects and sets a data terminal line executing the process note check to start a test section 7. A micro-processor 13 reads the setting data of the operation section 8. Then in case of off-duty, a loopback data reflected from a line adaptor section 10 of a selected and set data terminal line are read, the data are collated with the set data by the operation section 8 to check the normality of the process notice in the line adaptor package and the cable in the device or the like and the result of check is displayed on the operation section 8.
    • 7. 发明专利
    • CLOCK DISTRIBUTING SYSTEM
    • JPS61292497A
    • 1986-12-23
    • JP13384685
    • 1985-06-19
    • FUJITSU LTD
    • KISHINAMI KAZUO
    • H04Q11/04G06F1/04G06F1/10
    • PURPOSE:To eliminate a fear that a failure of an optional selecting circuit gives an influence to all load circuits by providing the selecting circuit for selecting a normal one system from two system clock signals in the respective load circuits in a device for receiving the clock signals of the two systems and distributing the normal one system in the plural load circuits. CONSTITUTION:A duplicated clock supply device 1 supplies a clock signal 2 of a CMI type to a two system 3 device to be supplied. A cut off clock detecting circuit 7 monitors a normality of a clock signal of the respective systems and when detecting the stop of the clock signal 5, it transmits a detecting signal 8 to respective selecting circuits 16. The respective selecting circuits 16, based on the detecting signal 8, selects the one system fo the normal clock signal 5, of the clock signals 5 of the two systems transmitted from a clock receiving circuit 4 and supplies to a self-load circuit 10 as a clock signal 19, respectively. Accordingly, even when the optional selecting circuit 16 cannot select the normal system due to the failure, there is not fear that all the load circuits 10 lose the function.
    • 8. 发明专利
    • VOICE SIGNAL MULTIPLEXING SYSTEM
    • JPH0575550A
    • 1993-03-26
    • JP23672191
    • 1991-09-18
    • FUJITSU LTD
    • KISHINAMI KAZUO
    • H04B14/04H04J3/00H04N5/60H04N7/08H04N7/081
    • PURPOSE:To ensure the effective use of a memory element by dividing the parallel signals of an 8-bit unit inputted by a parallel/serial converter means into the serial signals every 8 bits and then multiplexing these serial signals into the full-bit serial signals through a multiplexing means. CONSTITUTION:The digital voice signals D1-D4 of a 16-bit parallel form equivalent to four channels inputted from an A/D converter circuit 3 are divided into the lower order parallel signals DL and the upper order parallel signals DU every 8 bits. Then a 1st multiplexing part 51 performs the parallel/serial conversion and outputs the signals SL and SU equivalent to four channels. Then the signals SL and SU are multiplexed in time division at a 2nd multiplexing part 52 for production of a multiplex voice signal MA. Thus all signals are processed every 8 bits in a voice multiplexing circuit 5. Therefore a memory element can be effectively used and the economical properties of the circuit 5 can be improved.
    • 9. 发明专利
    • CLOCK OSCILLATOR CIRCUIT
    • JPH0444414A
    • 1992-02-14
    • JP15221290
    • 1990-06-11
    • FUJITSU LTD
    • KISHINAMI KAZUO
    • H03K3/03
    • PURPOSE:To realize a clock oscillator circuit having a long cycle and not requiring high accuracy economically by connecting the output terminal of a 1st electronic circuit to the input terminal of a 2nd electronic circuit and connecting the output terminal of the 2nd electronic circuit to the input terminal of the 1st electronic circuit via a polarity inversion circuit. CONSTITUTION:When the level change is given respectively to the input terminals 11, 21 of 1st and 2nd electronic circuits 1, 2, input level detection circuits 12, 22 detect the change in the input level to change a level to time constant circuits 13, 23. The time constant circuits 13, 23 receiving the potential change implement charging or discharging along with a time curve corresponding to their time constant. Output circuits 14, 24 monitor the stored potential of the time constant circuits 13, 23 and change the output potential of themselves from a low to a high level or vice versa when the monitored potential is a preset potential or above or below. Thus, a clock pulse having an on/off time proportional to the time constant of the time constant circuits 13, 23 is outputted from an external output terminal 4.
    • 10. 发明专利
    • VOICE ACCUMULATION MESSAGE TRANSFER CONTROL SYSTEM
    • JPH0323753A
    • 1991-01-31
    • JP15797489
    • 1989-06-20
    • FUJITSU LTD
    • KISHINAMI KAZUO
    • H04M3/50H04M3/42H04M3/533
    • PURPOSE:To automatically transfer a message by connecting a center at a transfer origin to another center, identifying an MF signal transmitted fromanother center, sending numeric information sequentially accordingly, and accumulating a transferred message in a filing device at the center of a transfer destination. CONSTITUTION:When a transfer request is issued from the center 10 of the transfer origin, an outgoing means 101 sends a PB signal to call the center 12 connected to an exchange in another area by being started up with a control part 105, then, connection is completed. At the center 12, corresponding signals are sent from a guidance instruction sending means 121 and an MF signal sending means 122 for a short time under the control of a control part 125. To the contrary, the signal is identified with an MF signal identification means 102 at the center 10, and the control part 105 sends the numeric information such as a communication number or a password stored in the filing device 104 for a PB signal sending means 103 sequentially corresponding to a result to the center 12 of the transfer destination, and it is stored in the filing device 124. In such a way, the message can automatically be transferred to the center in another area with simple constitution.