会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 2. 发明公开
    • HIGH-PERFORMANCE DIGITAL TO ANALOG CONVERTER
    • DIGITAL-ANALOGWANDLER MIT HOHER LEISTUNG
    • EP2919386A1
    • 2015-09-16
    • EP15159122.9
    • 2015-03-14
    • STMicroelectronics S.r.l.
    • Conte, AntoninoGiaquinta, Maria
    • H03F3/45H03F1/34H03F3/347
    • G11C16/06H03F1/34H03F3/347H03F3/45H03F3/45475H03F3/45977H03F2200/156H03F2200/375H03F2200/453H03F2203/45101H03F2203/45332H03F2203/45514H03F2203/45546H03F2203/45632H03M1/661
    • A digital-to-analog converter (115) is proposed. The digital-to-analog converter (115) comprises a conversion block (205) for receiving a digital value ( D D ) and providing a corresponding first analog value ( D A ), and an amplification block (210) for receiving said first analog value ( D A ) and providing a second analog value ( V P ) amplified by an amplification factor (G) with respect to said first analog value ( D A ). Said amplification block (210) comprises a first input terminal for receiving said first analog value ( D A ), a second input terminal, and an output terminal for providing said second analog value ( V P ). Said amplification block (210) further comprises a first capacitive element (C A ) having a first (T A1 ) and a second (T A2 ) terminals connected to the output terminal and the second input terminal, respectively, of the amplification block (210), and a second capacitive element (C B ) having a first (T B1 ) and a second (T B2 ) terminals connected to the second terminal (T A2 ) of the first capacitive element (C A ) and to a reference terminal, respectively, said first (C A ) and second (C B ) capacitive elements determining said amplification factor ( G ). Said amplification block (210) further comprises a circuit stage (C AR ,C BR ,S W1 -S W4 , 120 , ϕ 1 -ϕ 3 ) for recovering, at each predefined time period ( T R ) , an operative charge at the first terminal ( T B1 ) of said second capacitive element (C B ), and hence the second analog value ( V P ) to the output terminal of said amplification block (210).
    • 提出了一种数模转换器(115)。 数模转换器(115)包括用于接收数字值(DD)并提供对应的第一模拟值(DA)的转换块(205),以及用于接收所述第一模拟值的放大块(210) DA),并提供相对于所述第一模拟值(DA)由放大因子(G)放大的第二模拟值(VP)。 所述放大块(210)包括用于接收所述第一模拟值(D A)的第一输入端,第二输入端和用于提供所述第二模拟值(V P)的输出端。 所述放大块(210)还包括具有分别连接到放大块(210)的输出端和第二输入端的第一(T A1)和第二(T A2)端的第一电容元件(CA) 和具有分别连接到第一电容元件(CA)的第二端子(T A2)和参考端子的第一(T B1)和第二(T B2)端子的第二电容元件(CB),所述第二电容元件 第一(CA)和第二(CB)电容元件确定所述放大因子(G)。 所述放大块(210)还包括一个电路级(C AR,C BR,S W1 -S W4,120,...),用于在每个预定时间段(TR)恢复第一 所述第二电容元件(CB)的端子(T B1),并且因此到所述放大块(210)的输出端的第二模拟值(VP)。
    • 4. 发明公开
    • Chopper stabilized bandgap reference circuit and methodology for voltage regulators
    • 斩波器稳压带隙参考电路和电压调节器的方法
    • EP2256580A3
    • 2011-05-11
    • EP10005284.4
    • 2010-05-20
    • Linear Technology Corporation
    • Consoer, Kelly Joel
    • G05F3/30H03F3/38
    • G05F3/30H03F3/347H03F3/38Y10S323/907
    • A chopper stabilized bandgap voltage reference circuit comprises current mirror circuitry mirroring first and second currents into first and second networks to generate a forward diode voltage signal and a PTAT (proportional to absolute temperature) component signal, and a third current having a derived temperature coefficient into a third network to generate a reference voltage signal for a regulator. An amplifier amplifies a differential signal of the forward diode voltage signal and the PTAT component signal to output a fourth current to control the first and second currents. According to a chopper clock, a modulator modulates the differential signal to be supplied to the amplifier and a demodulator demodulates the fourth current. A gain loop compensation circuit is coupled to the demodulator to compensate the amplifier, and filter the fourth current for noise components, and a bypass circuit is also provided to the third network for filtering the third current.
    • 斩波器稳定的带隙电压基准电路包括电流镜电路,其将第一和第二电流镜像到第一和第二网络中以生成正向二极管电压信号和PTAT(与绝对温度成比例的)分量信号,以及第三电流,其具有导出的温度系数 第三网络,用于为调节器生成参考电压信号。 放大器放大正向二极管电压信号和PTAT分量信号的差分信号以输出第四电流以控制第一和第二电流。 根据斩波时钟,调制器调制要提供给放大器的差分信号,解调器解调第四电流。 增益环路补偿电路耦合到解调器以补偿放大器,并且过滤第四电流的噪声分量,并且还向第三网络提供旁路电路以过滤第三电流。
    • 9. 发明公开
    • Differential output amplifier arrangement
    • Differenzausgangsverstärkeranordnung
    • EP1220444A1
    • 2002-07-03
    • EP00403709.9
    • 2000-12-28
    • ALCATEL
    • Jeanjean, FrançoisVerbist, Rudi
    • H03F3/347H03F3/45
    • H03F3/347
    • A differential output amplifier arrangement (DOA) comprises two operational amplifier (OA1, OA2) each having a feedback resistor (R2, R4). A pair of output resistors (R1, R3) couples the output terminals (OUT1, OUT2) of the operational amplifiers (OA1, OA2) to respective output terminals (ZOUTI, ZOUT2) of the arrangement (DOA), and a pair of input terminals (R7, R8) couples input terminals (IN1, IN2) of the arrangement (DOA) to negative polarity type input terminals (INN1, INN2) of the respective operational amplifiers (OA1, OA2). The positive polarity type input terminals (INP1, INP2) of the operational amplifiers (OA1, OA2) are grounded. Two additional resistors (R5, R6) cross-couple the output terminals (ZOUT1, ZOUT2) of the arrangement (DOA) to the negative polarity type input terminals (INN2, INN1) of the cross-coupled operational amplifiers (OA2, OA1).
    • 差分输出放大器装置(DOA)包括每个具有反馈电阻器(R2,R4)的两个运算放大器(OA1,OA2)。 一对输出电阻器(R1,R3)将运算放大器(OA1,OA2)的输出端子(OUT1,OUT2)与装置(DOA)的各个输出端子(ZOUTI,ZOUT2)和一对输入端子 (R7,R8)将配置(DOA)的输入端子(IN1,IN2)耦合到各个运算放大器(OA1,OA2)的负极型输入端子(INN1,INN2)。 运算放大器(OA1,OA2)的正极性输入端子(INP1,INP2)接地。 两个附加电阻器(R5,R6)将布置(DOA)的输出端子(ZOUT1,ZOUT2)交叉耦合到交叉耦合运算放大器(OA2,OA1)的负极型输入端子(INN2,INN1)。