专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明公开

EP2102992A1 CLOSED-LOOP DIGITAL POWER CONTROL FOR A WIRELESS TRANSMITTER 有权转让
标题翻译：闭环FOR一座无线电台数字电源控制
公开(公告)号：EP2102992A1
公开(公告)日：2009-09-23
申请号：EP07855632.1
申请日：2007-12-21
申请人： Icera Canada ULC
发明人： BELLAOUAR, Abdellatif , MANKU, Tajinder
IPC分类号： H04B1/40 , H04B7/005
CPC分类号： H03G3/3047 , H04B2001/0416
摘要： A closed loop power output calibration system for variable power output wireless devices. The wireless device includes a wireless transceiver having a transmit core coupled to a discrete power amplifier. Power detection circuitry formed in the wireless transceiver provides a detected power level of the power amplifier, and a reference power level, both of which are converted to digital signals using existing I and Q signal analog to digital converters in the receiver core. The digital signals are processed to cancel power distortion and temperature effects to provide a resulting power feedback signal. Corrective control signals are generated in response to the power feedback signal relative to a desired power output level. The gain in the transmit core is then adjusted in response to the corrective control signals such that the power amplifier outputs the target output power level.

2. 发明授权

EP1894301B1 CIRCUIT AND METHOD FOR AUTOMATIC GAIN CONTROL 有权转让
标题翻译：电路和方法用于自动增益控制
公开(公告)号：EP1894301B1
公开(公告)日：2012-04-25
申请号：EP06721723.2
申请日：2006-03-29
申请人： Icera Canada ULC
发明人： MANKU, Tajinder
IPC分类号： H03G3/30 , H04W52/52
CPC分类号： H04W52/52 , H03G3/3042 , H04B2001/0416
摘要： A system for generating a supply voltage, temperature and process compensated gain control voltage from a digital data word. In particular, the compensated gain voltage control voltage maintains a linear relationship between a change in gain in response to an input gain control voltage for a gain circuit of a transmitter circuit. A monitor circuit senses at least one of the supply voltage, temperature and process parameters, and generates a first set of digital signals corresponding to the sensed parameter. A digital compensator circuit converts the input gain control voltage into a second set of digital signals, and decodes the combined first and second set of digital signals to provide a data word. The data word is converted into an analog voltage representing the compensated gain voltage control voltage. The digital compensator circuit includes a table of compensation values, each accessible by a distinct combination of the first and second set of digital signals.

3. 发明授权

EP1314255B1 IMPROVED METHOD AND APPARATUS FOR UP- AND DOWN- CONVERSION OF RADIO FREQUENCY (RF) SIGNALS 有权
标题翻译：对加速和减速的高频信号的实现（RF）改进方法和设备
公开(公告)号：EP1314255B1
公开(公告)日：2009-10-21
申请号：EP01944827.3
申请日：2001-06-19
申请人： Icera Canada ULC
发明人： MANKU, Tajinder , SNYDER, Chris , WEALE, Gareth , WONG, Lawrence
IPC分类号： H04B1/00
CPC分类号： H04B1/0475 , H03D7/161 , H04B1/1036 , H04B1/30

4. 发明公开

EP2319273A1 A PASSIVE TRANSMITTER ARCHITECTURE WITH SWITCHABLE OUTPUTS FOR WIRELESS APPLICATIONS 审中-公开
标题翻译：与无线应用的可切换输出无源发射器架构
公开(公告)号：EP2319273A1
公开(公告)日：2011-05-11
申请号：EP09810962.2
申请日：2009-09-08
申请人： Icera Canada ULC
发明人： BELLAOUAR, Abdellatif , LEE, See Taur , FANG, Sher Jiun , EMBABI, Sherif H.K. , MANKU, Tajinder
IPC分类号： H04W88/06 , H03F3/45 , H04B1/04
CPC分类号： H03F3/245 , H03F1/0261 , H03F1/0277 , H03F3/195 , H03F3/211 , H03F3/45188 , H03F3/45659 , H03F3/72 , H03F2200/372 , H03F2200/451 , H03F2200/541 , H03F2203/21142 , H03F2203/21175 , H03F2203/21178 , H03F2203/45418 , H03F2203/45424 , H03F2203/45544 , H03F2203/45634 , H03F2203/45726 , H03F2203/7236 , H03G3/001
摘要： A transmitter architecture having a single signal path or hardware to cover WCDMA/EDGE/GSM applications, and requires no SAW at the transmitter outputs. The transmitter architecture allows for a transmit convergence feature. A passive mixer with unique driver and furthermore using native devices available from the CMOS process for the mixer cores enables low voltage and low power design, low output noise and high linearity. A digital variable gain amplifier has the capability to cover wide output dynamic range operated from low supply voltage and interfaced digitally with the baseband circuit without DAC. A single transformer is used to combine the outputs from the WCDMA/EDGE and GSM drivers and subsequently convert the differential signal paths into a single-ended signal. RF switches are used to divert the output from the transformer to different bands and applications.

5. 发明公开

EP2111690A1 AUTOMATIC IIP2 CALIBRATION ARCHITECTURE 审中-公开
标题翻译：自动IIP2校准架构
公开(公告)号：EP2111690A1
公开(公告)日：2009-10-28
申请号：EP08706309.5
申请日：2008-01-25
申请人： Icera Canada ULC
发明人： MANKU, Tajinder , BELLAOUAR, Abdellatif , HOLDEN, Alan, R. , SAFIRI, Hamid, R.
IPC分类号： H04B1/26 , H04B17/00 , H04Q7/32
CPC分类号： H04B1/12 , H03D2200/0045 , H04B17/21
摘要： An integrated automatic IIP2 calibration architecture for wireless transceivers is disclosed. The architecture enables a wireless transceiver to generate a test radio frequency (RF) signal having a second order tone with minimal additional circuitry. In particular, the test RF signal is generated using a combination of native transceiver circuits and test adaptor circuits. Native transceiver circuits are those circuits implemented on the transceiver chip for executing native transceiver functions during normal operation, which can be used for generating the test (RF) signal. Test adaptor circuits are added to the transceiver chip, more specifically to the native circuits, for enabling the native circuits to generate the test RF signal in a self-test mode of operation. Circuits for implementing a particular IIP2 minimizing scheme can be included on the transceiver chip for automatic IIP2 calibration during the self-test mode of operation.
摘要翻译：公开了一种用于无线收发器的集成式自动IIP2校准架构。该架构使无线收发器能够以最少的附加电路产生具有二阶音调的测试射频（RF）信号。特别地，使用本地收发器电路和测试适配器电路的组合来生成测试RF信号。本地收发器电路是在收发器芯片上实现的用于在正常操作期间执行本地收发器功能的电路，其可用于生成测试（RF）信号。测试适配器电路被添加到收发器芯片，更具体地添加到本地电路，以使本地电路能够在自测试操作模式下生成测试RF信号。用于实现特定IIP2最小化方案的电路可以包含在收发器芯片上，用于在自检模式下进行自动IIP2校准。

6. 发明授权

EP1590886B1 Downconversion of radio frequency (RF) signals 有权转让
标题翻译：下变频射频（RF）信号的
公开(公告)号：EP1590886B1
公开(公告)日：2009-09-30
申请号：EP04700660.6
申请日：2004-01-08
申请人： Icera Canada ULC
发明人： DOSANJH, Sathwant , KUNG, William , MANKU, Tajinder
IPC分类号： H03D7/16 , H03B21/01 , H04B1/30 , H04B1/26
CPC分类号： H03B21/01 , H03D3/007 , H03H7/21 , H03H2007/0192 , H04B1/26 , H04B1/30
摘要： The present invention relates generally to communications, and more specifically to a method and apparatus for generating local oscillator signals used for up- and down-conversion of RF (radio frequency) signals. A major problem in the design of modulators and demodulators, if the leakage of local oscillator (LO) signals into the received signal path. The invention presents a number of highly integratable circuits which resolve the LO leakage problem, using regenerative divider circuits acting on oscillator signals which are running at a multiple or fraction of the frequency of the desired LO signal, to generate in-phase (I) and quadrature (Q) mixing signals. Embodiments of these circuits also use harmonic subtraction and polyphase mixers, as well as virtual local oscillator TM (VLO) mixing signals. VLO mixing signals are signal pairs which emulate local oscillator signals by means of complementary mono-tonal and multi-tonal mixing signals.

7. 发明授权

EP2102992B1 CLOSED-LOOP DIGITAL POWER CONTROL FOR A WIRELESS TRANSMITTER 有权转让
标题翻译：闭环FOR一座无线电台数字电源控制
公开(公告)号：EP2102992B1
公开(公告)日：2012-07-04
申请号：EP07855632.1
申请日：2007-12-21
申请人： Icera Canada ULC
发明人： BELLAOUAR, Abdellatif , MANKU, Tajinder
IPC分类号： H03G3/30
CPC分类号： H03G3/3047 , H04B2001/0416

8. 发明公开

EP2102990A1 EDGE POWER RAMP USING LOGARITHMIC RESISTOR ATTENUATOR 有权转让
标题翻译：使用对数电阻衰减器的边缘功率斜坡
公开(公告)号：EP2102990A1
公开(公告)日：2009-09-23
申请号：EP07855600.8
申请日：2007-12-20
申请人： Icera Canada ULC
发明人： HOLDEN, Alan R. , SAFIRI, Hamid R. , FRECHETTE, Michel J.G.J.P. , EMBABI, Sherif H.K. , BELLAOUAR, Abdellatif , DEVISON, Stephen Arnold , MANKU, Tajinder
IPC分类号： H04B1/04 , H04Q7/32
CPC分类号： H03G3/3047
摘要： A power ramping circuit for use in the transmit path of a radio frequency (RF) circuit. The power ramping circuit includes parallel connected transistors used as logarithmic resistor attenuators for adjusting current to a mixer circuit in the transmit path. The parallel connected transistors can be sized differently, and are sequentially turned off to gradually increase the current provided to the mixer circuit. A ramp control circuit controls the parallel connected transistors in response to either an analog signal or a digital signal.
摘要翻译：用于射频（RF）电路发射路径的功率斜坡电路。功率斜坡电路包括并联连接的晶体管，用作对数电阻衰减器，用于调整发送路径中混频器电路的电流。并联连接的晶体管的尺寸可以不同，并且顺序关断以逐渐增加提供给混频器电路的电流。斜坡控制电路响应于模拟信号或数字信号来控制并联连接的晶体管。

9. 发明公开

EP2097984A1 DIGITAL LINEAR TRANSMITTER ARCHITECTURE 有权转让
标题翻译：数字线性发射器架构
公开(公告)号：EP2097984A1
公开(公告)日：2009-09-09
申请号：EP07855534.9
申请日：2007-12-14
申请人： Icera Canada ULC
发明人： MANKU, Tajinder , BELLAOUAR, Abdellatif
IPC分类号： H04B1/04 , H03M1/66 , H03M3/00
CPC分类号： H03M1/68 , H03M1/745 , H03M3/50 , H03M7/3004
摘要： A digital linear transmitter for digital to analog conversion of a radio frequency signal. The transmitter includes a delta sigma (ΔΣ) digital to analog converter (DAC) and a weighted signal digital to analog converter in the transmit path of a wireless device to reduce reliance on relatively large analog components. The ΔΣ DAC converts the lowest significant bits of the oversampled signal while the weighted signal digital to analog converter converts the highest significant bits of the oversampled signal. The transmitter core includes components for providing an oversampled modulated digital signal which is then subjected to first order filtering of the oversampled signal prior to generating a corresponding analog signal. The apparatus and method reduces analog components and increases digital components in transmitter core architecture of wireless RF devices.

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式