会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 2. 发明公开
    • PHASE-LOCKED LOOP CIRCUIT
    • EP4106205A1
    • 2022-12-21
    • EP20922722.2
    • 2020-03-03
    • Huawei Technologies Co., Ltd.
    • CHEN, Yanqin
    • H03L7/089
    • A phase-locked loop circuit includes a phase frequency detector (11), a first voltage control module (12), a second voltage control module (13), a third voltage control module (14), a voltage-controlled oscillator (15), and a frequency divider (16). A first output end (111) of the phase frequency detector (11) is connected to a first input end (121) of the first voltage control module (12) and a first input end (131) of the second voltage control module (13), a second output end (112) of the phase frequency detector (11) is connected to a second input end (122) of the first voltage control module (12) and a second input end (132) of the second voltage control module (13), an output end (123) of the first voltage control module (12) and an output end (133) of the second voltage control module (13) are separately connected to an input end (141) of the third voltage control module (14), an output end (142) of the third voltage control module (14) is connected to an input end (151) of the voltage-controlled oscillator (15), an output end (152) of the voltage-controlled oscillator (15) is connected to an input end (161) of the frequency divider (16), and an output end (162) of the frequency divider (16) is connected to an input end (113) of the phase frequency detector (11). The phase frequency detector (11) is configured to detect a phase difference between a reference signal and a feedback signal. The first voltage control module (12) is configured to obtain a low-frequency component of a reference control voltage. The second voltage control module (13) is configured to obtain a high-frequency component of the reference control voltage. The third voltage control module (14) is configured to adjust the high-frequency component and the low-frequency component of the reference control voltage to obtain a target control voltage, where the target control voltage is processed by the voltage-controlled oscillator (15) and the frequency divider (16) to obtain the feedback signal.
    • 3. 发明公开
    • INTERFACE CIRCUIT AND CONTROL METHOD THEREOF, CHIP, TERMINAL DEVICE
    • EP4300826A1
    • 2024-01-03
    • EP21930774.1
    • 2021-03-17
    • Huawei Technologies Co., Ltd.
    • QIAN, ZhaohuaWANG, JingjingCHEN, YanqinKE, Jiandong
    • H03K19/0175
    • An interface circuit, a method for controlling the interface circuit, a chip, and a terminal device are provided, to avoid a problem of current backflow. The interface circuit includes a first PMOS transistor, an input signal control circuit (10), a bias circuit (20), a signal input end, and an input/output end. The bias circuit (20) includes a substrate bias voltage generation end and a bias voltage generation end. The bias circuit (20) is coupled to a high-level power supply end, the input/output end, and a ground end. The input signal control circuit (10) is connected to the signal input end, the bias voltage generation end, and a gate of the first PMOS transistor; a first electrode of the first PMOS transistor is connected to the high-level power supply end, and a second electrode of the first PMOS transistor is connected to the input/output end; the substrate bias voltage generation end is connected to a substrate of the first PMOS transistor; the input signal control circuit (10) is configured to transmit an electrical signal of the signal input end or an electrical signal of the bias voltage generation end to the gate of the first PMOS transistor; and the bias circuit (20) is configured to perform connection and conduction between the high-level power supply end or the input/output end and the substrate bias voltage generation end.