专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明公开

EP1561358A2 WIRELESS COMMUNICATION RATE SHAPING 有权
标题翻译：速率整形用于无线通信
公开(公告)号：EP1561358A2
公开(公告)日：2005-08-10
申请号：EP03768909.8
申请日：2003-11-07
申请人： QUALCOMM Incorporated
发明人： ATTAR, Rashid, A. , LOTT, Christopher, G.
IPC分类号： H04Q7/38 , H04Q7/32 , H04B7/005
CPC分类号： H04W28/22 , H04W24/00
摘要： Reverse Link (RL) data rate allocation in a High Data Rate (such as 1xEV-DO) system as a function of Forward Link (FL) channel quality. Rate shaping of a throughput profile for multiple Access Terminals (ATs) is performed by adjusting transition probabilities associated with a data rate allocation algorithm. The RL maximum data rate per AT is adjusted to reduce the loading in a designated area and result in rate shaping of the cell and/or sector. In one embodiment, the maximum data rates are adjusted as a function of the FL Signal to Interference and Noise Ratio (SINR), such as measured per serving sector or as a captured sum total of FL SINR. In still another embodiment, the maximum data rates are adjusted as a function of differences in riseover-thermal values between neighboring sectors.

2. 发明公开

EP1558426A1 POLISHING APPARATUS 审中-公开
标题翻译： POLIERVORRICHTUNG
公开(公告)号：EP1558426A1
公开(公告)日：2005-08-03
申请号：EP03770126.5
申请日：2003-11-04
申请人： EBARA CORPORATION
发明人： HAYAMA, Takuji,Ebara Corporation , INOUE, Masafumi,c/o Ebara Corporation , SAKURAI, Kunihiko,c/o Ebara Corporation
IPC分类号： B24B37/04 , H01L21/304
CPC分类号： B24B47/22 , B24B37/30 , B24B49/16 , H01L21/30625
摘要： A polishing apparatus has a polishing table (12) with a polishing surface (10) attached thereon, and a top ring (20) for pressing a workpiece (W) against the polishing surface (10). The top ring (20) has a housing (40) and a retainerring (44) vertically movable in the housing (40) for holding an outer circumferential edge of the workpiece (W). The polishing apparatus includes a vertically moving mechanism operable to vertically move the top ring (20), a bracket (28) vertically movable together with the top ring (20), a stopper (32) adjustable in vertical position to prevent downward movement of the bracket (28), and a sensor (36) for detecting a distance between the stopper (32) and the bracket (28). The polishing apparatus also includes a control unit (34) operable to adjust the stopper (32) in vertical position based on the distance signal from the sensor (36).
摘要翻译：抛光装置具有安装有研磨面（10）的研磨台（12）和用于将工件（W）压靠在研磨面（10）上的顶环（20）。顶环（20）具有壳体（40）和可在壳体（40）中垂直移动的保持环（44），用于保持工件（W）的外圆周边缘。所述抛光装置包括可垂直移动所述顶环（20）的垂直移动机构，与所述顶环（20）一起可垂直移动的托架（28）;可在垂直位置调整的止动件（32），以防止所述顶环支架（28）和用于检测止动件（32）和支架（28）之间的距离的传感器（36）。抛光装置还包括控制单元（34），当保持环（44）与抛光表面（10）接触时，可操作以在垂直位置调节止动器（32），而壳体（40）的下表面所述顶环（20）的距离与所述研磨面（10）的预定高度相对应，使得所述止动件（32）与所述支架（28）之间的距离等于所述下表面在抛光时来自抛光表面（10）的壳体（40）和预定高度。

3. 发明公开

EP1556943A1 UNINTERRUPTED POWER SUPPLY WITH POWER-FACTOR CORRECTING BYPASS MODE 有权转让
标题翻译：带功率因数校正旁路模式的不间断电源
公开(公告)号：EP1556943A1
公开(公告)日：2005-07-27
申请号：EP03777887.5
申请日：2003-10-27
申请人： Eaton Power Quality Corporation
发明人： TAIMELA, Pasi, S.
IPC分类号： H02M5/00 , H02J9/06
CPC分类号： H02M1/4258 , H02J3/32 , H02J9/062 , H03F2200/351 , Y02B70/126
摘要： A power supply apparatus (100), such as an uninterruptible power supply, includes an AC input (101) configured to be coupled to an AC power source (1') and an AC output (102). The apparatus also includes an AC/DC converter circuit (110), e.g., a boost rectifier circuit, with an input coupled to the AC input (101). The apparatus further includes a DC/AC converter circuit (120), e.g., an inverter circuit, configured to be coupled between an output of the AC/DC converter circuit (110) and the AC output (102). A bypass circuit (S1) is operative to establish a coupling between the AC input (101) to the AC output (102) in a first (e.g., bypassed) state and to interrupt the coupling in a second (e.g., on line ) state. The AC/DC converter circuit (110) is operative to control current at the AC input (101) when the bypass circuit is in the first state. For example, the AC/DC converter circuit (110) may be operative to control current at the AC input (101) to correct a power factor at the AC input port when bypassed, such that the AC/DC converter circuit (110) may act as a line conditioner in the bypassed state.
摘要翻译：诸如不间断电源之类的电源装置（100）包括被配置为耦合到AC电源（1'）和AC输出（102）的AC输入（101）。该设备还包括具有耦合到AC输入（101）的输入的AC / DC转换器电路（110），例如升压整流器电路。该设备还包括被配置为耦合在AC / DC转换器电路（110）的输出和AC输出（102）之间的DC / AC转换器电路（120），例如逆变器电路。旁路电路（S1）用于在第一（例如，旁路）状态下建立AC输入（101）与AC输出（102）之间的耦合并且以第二（例如，在线）状态中断耦合。当旁路电路处于第一状态时，AC / DC转换器电路（110）可操作以控制AC输入（101）处的电流。例如，AC / DC转换器电路（110）可以操作以控制AC输入（101）处的电流以在旁路时校正AC输入端口处的功率因数，使得AC / DC转换器电路（110）可以在旁路状态下充当线路调节器。

4. 发明授权

EP1369567B1 System and method for controlling operation of a Otto-Miller engine 有权
标题翻译：装置和方法用于控制奥托发动机米勒
公开(公告)号：EP1369567B1
公开(公告)日：2005-07-27
申请号：EP03007597.2
申请日：2003-04-02
申请人： Caterpillar Inc.
发明人： Bloms, Jason, K. , Faletti, James, J. , Leman, Scott, A. , Pierpont, David, A. , Weber, James, R.
IPC分类号： F02D13/02 , F01L13/00 , F01L13/08
CPC分类号： F02D13/0269 , F01L9/02 , F01L13/06 , F01L2001/34446 , F01L2013/0089 , F02B2275/32 , Y02T10/142

5. 发明授权

EP0882647B1 Extremely short takeoff and landing of aircraft using multi-axis thrust vectoring 失效
标题翻译：通过使用多轴推力矢量极短的起飞和飞机的着陆距离
公开(公告)号：EP0882647B1
公开(公告)日：2005-07-27
申请号：EP98109745.4
申请日：1998-05-28
申请人： Boeing North American, Inc.
发明人： Hollowell, Steven J. , Robinson, Michael R.
IPC分类号： B64C39/00 , B64C25/00 , F02K1/00 , B64C15/02
CPC分类号： F02K1/002 , B64C15/02 , B64C25/001 , B64C2025/005 , Y02T50/671

6. 发明公开

EP1267560A3 Tone generator apparatus sharing parameters among channels 有权
标题翻译：对于在信道之间共享的参数乐音发生器
公开(公告)号：EP1267560A3
公开(公告)日：2005-07-20
申请号：EP02012466.5
申请日：2002-06-11
申请人： YAMAHA CORPORATION
发明人： Mukojima, Masahiro
IPC分类号： H04M19/00
CPC分类号： H04M19/04
摘要： A music apparatus generates a plurality of music tones arranged in a set of performance parts of a music piece from a plurality of channels based on sequence data. A tone generator has a plurality of tone generating elements in correspondence to the plurality of the channels for generating therethrough the music tones in parallel manner. An assigning section assigns the plurality of the channels to the set of the performance parts such that each performance part may involve one or more of the channels. A sequencer processes the sequence data to sequentially provide parameters for use in the tone generating elements, the sequencer being operative when the assigning section assigns two or more channels to one performance part for providing first parameters set individually to each of said two or more channels and a second parameter set commonly to said two or more channels assigned to said one performance part. A register is divided into a first area for storing the first parameters provided from the sequencer and a second area for storing the second parameter provided from the sequencer. Each tone generating element uses both of the stored first parameter and second parameter set to the corresponding channel and characterized by both of the first and second parameters.

7. 发明授权

EP1058051B1 FLUIDIZED BED GASIFICATION FURNACE 有权
标题翻译：流化床气化炉
公开(公告)号：EP1058051B1
公开(公告)日：2005-07-20
申请号：EP99906525.3
申请日：1999-02-26
申请人： EBARA CORPORATION
发明人： MIYOSHI, Norihisa , TOYODA, Seiichiro , FUKUOKA, Daisaku , IMAIZUMI, Takashi , CHIBA, Shinichirou
IPC分类号： F23C10/00 , F23G5/30 , F23G5/027
CPC分类号： F23C10/24 , F23G5/027 , F23G5/30
摘要： A fluidized bed gasification furnace capable of quickly discharging unburnt matter contained in fuel along with a fluid medium; specifically, a fluidized bed gasification furnace using a fluidized bed reaction device, comprising a discharge port (16) for a fluid medium disposed in the vicinity of the surface of the fluidized bed and connected with fluid medium discharging chutes (20a to 20d) extending downward, and a gas blow-out device (13) disposed below the chutes.

8. 发明公开

EP1298879A3 Software method for maintaining connectivity between applications during communications by mobile computer terminals operable in wireless networks 审中-公开
标题翻译：软件方法用于在无线网络中保持移动终端的通信应用程序之间的连接
公开(公告)号：EP1298879A3
公开(公告)日：2005-07-13
申请号：EP02019933.7
申请日：2002-09-04
申请人： SYMBOL TECHNOLOGIES, INC.
发明人： Herrod, Allan
IPC分类号： H04L29/06
CPC分类号： H04W28/18 , H04L67/02 , H04L67/04 , H04L69/24 , H04W56/00 , H04W76/10 , H04W76/30
摘要： A method of maintaining connectivity and synchronization of data from a first application resident in a first mobile computer to a second application resident in a second computer wherein the data is transmitted over a data communications network including a plurality of stationary access points, determining, in said first mobile computer, that communications between the first mobile computer and the second computer has been impeded, and that association with a different access point or use of a different radio channel should be attempted in order to continue communications; storing and queuing the messages while a new link is established; and re-establishing a link between first and second virtual sockets in the respective computers in order to continue a session between the first and second applications in the first and second computer respectively.

9. 发明公开

EP1014644A3 Distribution of error correction and compression processing 失效
标题翻译： Verteilung von Fehlerkorrektur und Kompressionverarbeitung
公开(公告)号：EP1014644A3
公开(公告)日：2005-07-13
申请号：EP99125410.3
申请日：1993-05-14
申请人： ROCKWELL INTERNATIONAL CORPORATION
发明人： Chan, Virginia, c/o Rockwell Int.Corp. , MacCrisken, John E. , Fisher, David W.
IPC分类号： H04L29/06
CPC分类号： H04M11/06 , H04L29/06 , H04L69/04 , H04L69/324
摘要： A method and apparatus for distributing the data error correction and compression processing load between a modem (DCE) and a host data terminal equipment (DTE) enables modem implementation with minimal cost, power dissipation, and size. The DTE has a CPU and an associated memory. The memory contains a data transmission program for execution by the CPU to produce output data for transmitting, and at least a data compression algorithm and a data error checking algorithm for execution by the CPU under control of the data transmission program to asynchronously deliver data according to the data transmission program to a modem for synchronous transmission. The modem included in the DCE asynchronously received the data from the DTE and synchronously transmits it as output data. Due to the distribution of the data processing algorithms into the memory of the DTE, the DCE can be operated simultaneously in communication and control modes. Moreover, the modem can be controlled during data transmission or reception in response to a 〈DLE〉 code in combination with a predetermined control code.
摘要翻译：用于在调制解调器（DCE）和主机数据终端设备（DTE）之间分配数据纠错和压缩处理负载的方法和装置以最小的成本，功耗和尺寸实现调制解调器的实现。 DTE具有CPU和相关的内存。存储器包含用于由CPU执行以产生用于发送的输出数据的数据传输程序，以及用于在数据传输程序的控制下由CPU执行的数据压缩算法和数据错误检查算法，以根据数据传输程序异步传送数据数据传输程序到调制解调器进行同步传输。包含在DCE中的调制解调器异步地从DTE接收数据，同步地将其作为输出数据发送。由于数据处理算法分配到DTE的存储器中，DCE可以在通信和控制模式下同时工作。此外，可以在数据发送或接收期间响应于＆Lang＆DLE＆Rang＆code与预定控制码的组合来调制调制解调器。

10. 发明公开

EP1550934A1 Multi-stage NCO 审中-公开
标题翻译： Mehrstufiger numerisch gesteuerter Oszillator
公开(公告)号：EP1550934A1
公开(公告)日：2005-07-06
申请号：EP04030702.7
申请日：2004-12-23
申请人： TERADYNE, INC.
发明人： Reichert, Peter
IPC分类号： G06F1/03
CPC分类号： G06F1/0328
摘要： A numeric counter oscillator is disclosed comprising a quotient accumulator and a remainder accumulator. The quotient accumulator has a programmable input for receiving a QUOTIENT value, a reference clock input and a multi-bit output. The output is adapted for transmitting an output value OUT representing an accumulated quotient sum. The multi-bit output increments by a predetermined amount in response to each reference clock period. The remainder accumulator comprises programmable inputs for receiving respective REMAINDER and DIVISOR values, a a reference clock input and a multi-bit output representing an accumulated digital remainder sum less than a predefined digital integer. The remainder accumulator further comprises a comparator having a first input for receiving a programmed divisor value, and a second input for receiving the remainder accumulator multi-bit output. The comparator is operative to generate an increment carry signal for application to the quotient accumulator when the remainder multi-bit output reaches the predefined integer value.
摘要翻译：公开了一种数字计数器振荡器，其包括商累加器和余数累加器。商累加器具有用于接收QUOTIENT值的可编程输入，参考时钟输入和多位输出。该输出适于发送表示累积商数的输出值OUT。响应于每个参考时钟周期，多位输出增加预定量。剩余累加器包括可编程输入，用于接收相应的REMAINDER和DIVISOR值，参考时钟输入和表示累积数字余数和小于预定数字整数的多位输出。剩余累加器还包括具有用于接收编程除数值的第一输入的比较器，以及用于接收剩余累加器多位输出的第二输入。当余数多位输出达到预定义的整数值时，比较器可操作地产生用于应用于商累加器的递增进位信号。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式