会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 8. 发明授权
    • Method of forming vias in silicon carbide and resulting devices and circuits
    • 在碳化硅和所产生的器件和电路中形成通孔的方法
    • US07125786B2
    • 2006-10-24
    • US11067543
    • 2005-02-25
    • Zoltan RingScott SheppardHelmut Hagleitner
    • Zoltan RingScott SheppardHelmut Hagleitner
    • H01L21/44
    • H01L21/76898H01L21/0445H01L21/3065H01L29/1608H01L29/2003H01L29/4175H01L29/452H01L29/7787H01L29/812
    • A method of fabricating an integrated circuit on a silicon carbide substrate is disclosed that eliminates wire bonding that can otherwise cause undesired inductance. The method includes fabricating a semiconductor device in epitaxial layers on a surface of a silicon carbide substrate and with at least one metal contact for the device on the uppermost surface of the epitaxial layer. The opposite surface of the substrate is then ground and polished until it is substantially transparent. The method then includes masking the polished surface of the silicon carbide substrate to define a predetermined location for at least one via that is opposite the device metal contact on the uppermost surface of the epitaxial layer and etching the desired via in steps. The first etching step etches through the silicon carbide substrate at the desired masked location until the etch reaches the epitaxial layer. The second etching step etches through the epitaxial layer to the device contacts. Finally, metallizing the via provides an electrical path from the first surface of the substrate to the metal contact and to the device on the second surface of the substrate.
    • 公开了一种在碳化硅衬底上制造集成电路的方法,其消除了否则会导致不期望的电感的引线接合。 该方法包括在硅碳化物衬底的表面上制造外延层中的半导体器件,并且在外延层的最上表面上具有用于器件的至少一个金属接触。 然后将基板的相对表面研磨抛光直到基本透明。 该方法然后包括掩盖碳化硅衬底的抛光表面,以限定用于至少一个通孔的预定位置,其与外延层的最上表面上的器件金属接触相对,并在步骤中蚀刻所需的通孔。 第一蚀刻步骤在期望的掩蔽位置上蚀刻通过碳化硅衬底,直到蚀刻到达外延层。 第二蚀刻步骤通过外延层蚀刻到器件触点。 最后,通孔的金属化提供了从衬底的第一表面到金属接触件和衬底的第二表面上的器件的电路径。