专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US06621108B2 Semiconductor device and the process of manufacturing the semiconductor device 有权
标题翻译：半导体器件和半导体器件的制造工艺
公开(公告)号：US06621108B2
公开(公告)日：2003-09-16
申请号：US09804193
申请日：2001-03-13
申请人： Yoshiyasu Tashiro , Nobuhiro Kasa , Kousuke Okuyama , Hiroyasu Ishizuka
发明人： Yoshiyasu Tashiro , Nobuhiro Kasa , Kousuke Okuyama , Hiroyasu Ishizuka
IPC分类号： H01L31112
CPC分类号： H01L27/0262 , H01L21/84 , H01L27/0255 , H01L27/0266 , H01L27/1203
摘要： Disclosed herein is a semiconductor device wherein a thyristor protective element and a trigger element are provided in a semiconductor layer formed on a buried insulating layer, and a trigger electrode (gate) of the thyristor protective element and a back gate of the trigger element are provided in the same p well and electrically connected to each other to thereby drive the thyristor protective element based on a substrate current produced by the breakdown of the trigger element.
摘要翻译：本发明公开了一种半导体器件，其中在埋置绝缘层上形成的半导体层中设置有晶闸管保护元件和触发器元件，并且提供了晶闸管保护元件的触发电极（栅极）和触发元件的后栅极在相同的p阱中并且彼此电连接，从而基于由触发元件的击穿产生的衬底电流来驱动晶闸管保护元件。

2. 发明授权

US06825504B2 Semiconductor integrated circuit device and method of manufacturing the same 失效
标题翻译：半导体集成电路器件及其制造方法
公开(公告)号：US06825504B2
公开(公告)日：2004-11-30
申请号：US10277152
申请日：2002-10-22
申请人： Hiroyasu Ishizuka , Kousuke Okuyama , Katsuhiko Kubota
发明人： Hiroyasu Ishizuka , Kousuke Okuyama , Katsuhiko Kubota
IPC分类号： H01L2972
CPC分类号： H01L27/0262
摘要： In order to eliminate the difference in ESD resistance caused by polarities of excessive voltages applied to an external terminal and enhance ESD resistance of a semiconductor integrated circuit device to both the positive and negative overvoltages, a protection element having a thyristor structure, for protecting an internal circuit from the positive overvoltage and a protection element made up of a diode D1 for protecting the internal circuit from the negative overvoltage are provided between the external terminal and a ground potential.
摘要翻译：为了消除由施加到外部端子的过大电压的极性引起的ESD电阻的差异，并且提高半导体集成电路器件对正负过电压的ESD电阻，具有可控硅结构的保护元件，用于保护内部在外部端子和地电位之间设置有来自正过电压的电路和由用于保护内部电路免于负过电压的二极管D1构成的保护元件。

3. 发明授权

US06469325B1 Semiconductor integrated circuit device and its manufacture 失效
标题翻译：半导体集成电路器件及其制造
公开(公告)号：US06469325B1
公开(公告)日：2002-10-22
申请号：US09297513
申请日：1999-05-03
申请人： Hiroyasu Ishizuka , Kousuke Okuyama , Katsuhiko Kubota
发明人： Hiroyasu Ishizuka , Kousuke Okuyama , Katsuhiko Kubota
IPC分类号： H01L2900
CPC分类号： H01L27/0251 , H01L2924/0002 , H01L2924/00
摘要： In order to eliminate a difference in ESD resistance caused by the polarities of excessive voltages applied to an external terminal and enhance the ESD resistance of a semiconductor integrated circuit device to both positive and negative overvoltages, a protection element having a thyristor structure, for protecting an internal circuit from the positive overvoltage and a protection element made up of a diode D1 for protecting the internal circuit from the negative overvoltage are provided between the external terminal and a ground potential.
摘要翻译：为了消除由施加到外部端子的过大电压的极性引起的ESD电阻的差异，并且提高半导体集成电路器件的正负过电压的ESD电阻，具有可控硅结构的保护元件，用于保护在外部端子和地电位之间设置有来自正过电压的内部电路和由用于保护内部电路免于负过电压的二极管D1构成的保护元件。

4. 发明申请

US20090273870A1 SEMICONDUCTOR INTEGRATED CIRCUIT 有权
标题翻译：半导体集成电路
公开(公告)号：US20090273870A1
公开(公告)日：2009-11-05
申请号：US12501007
申请日：2009-07-10
申请人： Hiroyasu Ishizuka , Kazuo Tanaka
发明人： Hiroyasu Ishizuka , Kazuo Tanaka
IPC分类号： H02H9/00 , G11C13/04
CPC分类号： H01L27/0251 , H01L2924/0002 , H01L2924/00
摘要： The present invention is provided to suppress occurrence of an erroneous operation in a protection circuit due to a relatively small power source fluctuation such as a power source noise. The protection circuit has a first resistor and a capacitor connected in series between a power source line and a ground line, an inverter whose input is connected between the first resistor and the capacitor, and a MOS transistor whose gate electrode receives an output of the inverter and whose drain electrode and source electrode are connected to the power source line and the ground line. When a high voltage fluctuation occurs in the power source line, a level change at a connection point between the first resistor and the capacitor is delayed according to a time constant. By the delay, the MOS transistor that receives an output of the inverter is temporarily turned on and discharges a high voltage to the ground line. Since an output of the inverter is pulled down to the ground line via a second resistor, even if an output of the inverter fluctuates undesirably, fluctuations in a gate input of the MOS transistor are suppressed.
摘要翻译：本发明是为了抑制电源噪声等电源波动较小的问题而抑制保护电路发生错误的动作。保护电路具有串联连接在电源线和地线之间的第一电阻器和电容器，输入端连接在第一电阻器和电容器之间的反相器，以及栅极接收反相器的输出的MOS晶体管并且其漏电极和源电极连接到电源线和接地线。当电源线发生高电压波动时，第一电阻和电容器之间的连接点处的电平变化根据时间常数被延迟。通过延迟，接收逆变器的输出的MOS晶体管暂时导通，并将高电压放电到地线。由于逆变器的输出通过第二电阻被下拉到接地线，所以即使反相器的输出波动不期望，也抑制了MOS晶体管的栅极输入的波动。

5. 发明申请

US20060077601A1 Semiconductor device 审中-公开
标题翻译：半导体器件
公开(公告)号：US20060077601A1
公开(公告)日：2006-04-13
申请号：US11222780
申请日：2005-09-12
申请人： Hiroyuki Ikeda , Kazuo Tanaka , Hiroyasu Ishizuka , Koichiro Takakuwa
发明人： Hiroyuki Ikeda , Kazuo Tanaka , Hiroyasu Ishizuka , Koichiro Takakuwa
IPC分类号： H02H9/00
CPC分类号： H01L27/0251
摘要： The invention intends to provide a semiconductor device capable of preventing an electrostatic breakdown especially by the CDM, of the electrostatic breakdowns generated between plural power supply systems, with a few number of protection circuits. The semiconductor device includes a first circuit block that operates with a first power supply voltage and a first reference voltage, and a second circuit block that operates with a second power supply voltage and a second reference voltage. Further, the semiconductor device includes a first clamp circuit that clamps a potential between the first power supply voltage and the second reference voltage, a second clamp circuit that clamps a potential between the second power supply voltage and the first reference voltage, and a third clamp circuit that clamps a potential between the first reference voltage and the second reference voltage.
摘要翻译：本发明旨在提供一种半导体器件，其能够防止特别是CDM的静电击穿在多个电源系统之间产生的静电击穿与少数保护电路。半导体器件包括以第一电源电压和第一参考电压工作的第一电路块，以及以第二电源电压和第二参考电压工作的第二电路块。此外，半导体器件包括钳位第一电源电压和第二参考电压之间的电位的第一钳位电路，钳位第二电源电压和第一参考电压之间的电位的第二钳位电路和第三钳位电路电路，钳位第一参考电压和第二参考电压之间的电位。

6. 发明授权

US07593201B2 Semiconductor integrated circuit 有权
标题翻译：半导体集成电路
公开(公告)号：US07593201B2
公开(公告)日：2009-09-22
申请号：US11253635
申请日：2005-10-20
申请人： Hiroyasu Ishizuka , Kazuo Tanaka
发明人： Hiroyasu Ishizuka , Kazuo Tanaka
IPC分类号： H02H3/22
CPC分类号： H01L27/0251 , H01L2924/0002 , H01L2924/00
摘要： A protection circuit with suppressed erroneous operation due to power source fluctuation has a first resistor and a capacitor connected in series between a power source line and a ground line, an inverter with an input connected between the first resistor and the capacitor, and a MOS transistor with a gate electrode that receives an output of the inverter and with a drain electrode and source electrode connected to the power source line and the ground line. When a high voltage fluctuation occurs in the power source line, a level change at a connection point between the first resistor and the capacitor is delayed according to a time constant. By the delay, the MOS transistor that receives an output of the inverter is temporarily turned on and discharges a high voltage to the ground line.
摘要翻译：由于电源波动导致的具有抑制的错误操作的保护电路具有串联连接在电源线和地线之间的第一电阻器和电容器，连接在第一电阻器和电容器之间的输入的反相器和MOS晶体管其中栅电极接收反相器的输出，并且漏电极和源电极连接到电源线和接地线。当电源线发生高电压波动时，第一电阻和电容器之间的连接点处的电平变化根据时间常数被延迟。通过延迟，接收逆变器的输出的MOS晶体管暂时导通，并将高电压放电到地线。

7. 发明授权

US07484816B2 Vehicle control apparatus 有权
标题翻译：车辆控制装置
公开(公告)号：US07484816B2
公开(公告)日：2009-02-03
申请号：US11286692
申请日：2005-11-23
申请人： Takahumi Maruyama , Toshitaka Imai , Seiji Ohsaki , Hiroyasu Ishizuka
发明人： Takahumi Maruyama , Toshitaka Imai , Seiji Ohsaki , Hiroyasu Ishizuka
IPC分类号： B60T8/32
CPC分类号： B60T7/122 , B60T17/16 , B60W10/06 , B60W10/184 , B60W30/18018 , B60W2540/12 , B60W2710/182 , F02N11/0818 , F16H2059/6823
摘要： A vehicle control apparatus for controlling a prime mover and wheel brakes which are equipped in a vehicle with an automatic transmission. The vehicle control apparatus includes a prime mover stopping unit which stops and restarts the prime mover under predetermined conditions, and a braking force retaining unit which retains braking force of each of the wheel brakes. Even if the automatic transmission is set in a neutral range, the braking force retaining unit is controlled to retain the braking force of the wheel brakes for a first predetermined time after the operation of a brake operation member is disengaged.
摘要翻译：一种用于控制配备在具有自动变速器的车辆中的原动机和车轮制动器的车辆控制装置。车辆控制装置包括在预定条件下停止并重新启动原动机的原动机停止单元和保持每个车轮制动器的制动力的制动力保持单元。即使自动变速器被设定在中立的范围内，制动力保持单元被控制成在制动操作构件的操作被分离之后的第一预定时间内保持车轮制动器的制动力。

8. 发明授权

US07125085B2 Braking force retaining unit 有权
标题翻译：制动力保持单元
公开(公告)号：US07125085B2
公开(公告)日：2006-10-24
申请号：US11232027
申请日：2005-09-21
申请人： Seiji Ohsaki , Hiroyasu Ishizuka
发明人： Seiji Ohsaki , Hiroyasu Ishizuka
IPC分类号： B60T8/36
CPC分类号： B60T7/122 , B60T2201/06
摘要： A braking force retaining unit has a cut-off valve and a control unit. The cut-off valve retains predetermined brake hydraulic pressure at the wheel cylinders until a predetermined releasing condition is established, even after the depression of a brake pedal is released when a vehicle is stopped. When the predetermined releasing condition is established, the retained brake hydraulic pressure is released, when the depression of the brake pedal is released, the control unit controls the cut-off valve so as to retain the brake hydraulic pressure while reducing the retained brake hydraulic pressure at a first reduction rate. When the predetermined releasing condition is established, the control unit controls the cut-off valve so as to allow the retained brake hydraulic pressure to be reduced at a second reduction rate which is faster than the first reduction rate.
摘要翻译：制动力保持单元具有截止阀和控制单元。截止阀在车轮缸处保持预定的制动液压，直到建立了预定的释放条件，即使当车辆停止时制动踏板的下压被释放之后。当预定的释放条件成立时，释放保持的制动液压，当释放制动踏板的下压时，控制单元控制截止阀，以便保持制动液压，同时降低制动液压保持力以第一次削减率。当预定的释放条件建立时，控制单元控制截止阀，以便以比第一减速率快的第二减速率来减小保持的制动液压。

9. 发明授权

US5511744A Roll paper feeding apparatus facilitating roll paper setting operation 失效
标题翻译：卷纸给纸装置便于卷纸设定操作
公开(公告)号：US5511744A
公开(公告)日：1996-04-30
申请号：US135631
申请日：1993-10-14
申请人： Takashi Abe , Naoto Yoshino , Takeshi Okoshi , Hiroyasu Ishizuka
发明人： Takashi Abe , Naoto Yoshino , Takeshi Okoshi , Hiroyasu Ishizuka
IPC分类号： B65H16/00 , B65H16/08 , B65H19/10 , B65H20/02 , G03G15/00
CPC分类号： G03G15/6517 , B65H16/08 , B65H20/02 , B65H2301/41374 , G03G2215/00455
摘要： When an operator manually rotates flanges for holding roll paper, flange placement rollers rotate accordingly. Paper is supplied from the roll paper, and rotational force of one of the flange placement rollers is transmitted to a drive roller by a gear mechanism. Once the tip portion of the paper is held between the drive roller and an idler roller, the paper is semi-automatically fed to a set position by rotation of the drive roller. A torque limiter is provided in the gear mechanism to prevent an undesirably large load from being exerted on the paper.
摘要翻译：当操作员手动旋转用于保持卷纸的凸缘时，法兰放置辊相应地旋转。纸从卷纸供应，其中一个法兰放置辊的旋转力通过齿轮机构传递到驱动辊。一旦纸张的顶端部分保持在驱动辊和惰轮之间，纸张就通过驱动辊的转动被自动进给到设定位置。扭矩限制器设置在齿轮机构中以防止不期望的大负载被施加在纸上。

10. 发明授权

US07924539B2 Semiconductor integrated circuit 有权
标题翻译：半导体集成电路
公开(公告)号：US07924539B2
公开(公告)日：2011-04-12
申请号：US12501007
申请日：2009-07-10
申请人： Hiroyasu Ishizuka , Kazuo Tanaka
发明人： Hiroyasu Ishizuka , Kazuo Tanaka
IPC分类号： H02H3/22
CPC分类号： H01L27/0251 , H01L2924/0002 , H01L2924/00
摘要： A protection circuit with suppressed erroneous operation due to power source fluctuation has a first resistor and a capacitor connected in series between a power source line and a ground line, an inverter with an input connected between the first resistor and the capacitor, and a MOS transistor with a gate electrode that receives an output of the inverter and with a drain electrode and source electrode connected to the power source line and the ground line. When high voltage fluctuation occurs in the power source line, a level change at a connection point between the first resistor and the capacitor is delayed according to a time constant. By the delay, the MOS transistor that receives an output of the inverter is temporarily turned on and discharges a high voltage to the ground line.
摘要翻译：由于电源波动导致的具有抑制的错误操作的保护电路具有串联连接在电源线和地线之间的第一电阻器和电容器，连接在第一电阻器和电容器之间的输入的反相器和MOS晶体管其中栅电极接收反相器的输出，并且漏电极和源电极连接到电源线和接地线。当电源线发生高电压波动时，第一电阻和电容器之间的连接点的电平变化根据时间常数被延迟。通过延迟，接收逆变器的输出的MOS晶体管暂时导通，并将高电压放电到地线。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式