会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 3. 发明授权
    • Liquid crystal display having a cutout in a pixel electrode and a cutout in a common electrode
    • 在像素电极中具有切口的液晶显示器和公共电极中的切口
    • US08144294B2
    • 2012-03-27
    • US12560227
    • 2009-09-15
    • Yoon-Sung UmJae-Jin LyuSeung-Beom Park
    • Yoon-Sung UmJae-Jin LyuSeung-Beom Park
    • G02F1/1337
    • G02F1/134336G02F2001/134318
    • A liquid crystal display according to an exemplary embodiment of the present invention includes a first insulation substrate; a pixel electrode disposed on the first insulation substrate and including a first cutout; a second insulation substrate facing the first insulation substrate; and a common electrode disposed on the second insulation substrate and a second cutout arranged alternately with the first cutout, wherein at least one of the first cutout and the second cutout includes a stem and a plurality of first slits and a plurality of second slits extended from the stem and obliquely inclined with respect to the length direction of the stem, and an inclined direction of the first slits is opposite to an inclined direction of the second slits.
    • 根据本发明的示例性实施例的液晶显示器包括第一绝缘基板; 设置在所述第一绝缘基板上并且包括第一切口的像素电极; 面对所述第一绝缘基板的第二绝缘基板; 以及设置在所述第二绝缘基板上的公共电极和与所述第一切口交替布置的第二切口,其中所述第一切口和所述第二切口中的至少一个包括杆和多个第一狭缝以及从所述第二切口延伸的多个第二切口 所述杆相对于所述杆的长度方向倾斜地倾斜,并且所述第一狭缝的倾斜方向与所述第二狭缝的倾斜方向相反。
    • 5. 发明授权
    • Liquid crystal display and thin film transistor array panel therefor
    • 液晶显示器和薄膜晶体管阵列面板
    • US07652725B2
    • 2010-01-26
    • US11288246
    • 2005-11-29
    • Jung-Hee LeeYoon-Sung UmJong-Ho SonJae-Jin Lyu
    • Jung-Hee LeeYoon-Sung UmJong-Ho SonJae-Jin Lyu
    • G02F1/1343
    • G02F1/1368G02F1/13624G02F2001/134345H01L27/1255
    • A thin film transistor array panel is provided, which includes: an insulating substrate; a gate line formed on the substrate and including a gate electrode; a gate insulating layer formed on the gate line; a semiconductor layer formed on the gate insulating layer opposite the gate electrode; a data line formed on the gate insulating layer and including a first source electrode located on the semiconductor layer; first and second drain electrodes formed on the semiconductor layer, separated from each other and overlapping the gate electrode; a passivation layer formed on the data line and the first and the second drain electrodes; and first and second pixel electrodes electrically connected to the first and the second drain electrodes, respectively, wherein an overlapping area between the gate electrode and the first drain electrode is different from an overlapping area between the gate electrode and the second drain electrode.
    • 提供薄膜晶体管阵列面板,其包括:绝缘基板; 形成在所述基板上并包括栅电极的栅极线; 栅极绝缘层,形成在栅极线上; 形成在与栅电极相对的栅极绝缘层上的半导体层; 形成在所述栅绝缘层上并且包括位于所述半导体层上的第一源电极的数据线; 形成在半导体层上的第一和第二漏极彼此分离并与栅电极重叠; 形成在数据线和第一和第二漏电极上的钝化层; 以及分别与第一和第二漏电极电连接的第一和第二像素电极,其中栅电极和第一漏电极之间的重叠区域与栅电极和第二漏电极之间的重叠区域不同。
    • 6. 发明申请
    • THIN FILM TRANSISTOR SUBSTRATE
    • 薄膜晶体管基板
    • US20090141207A1
    • 2009-06-04
    • US12255908
    • 2008-10-22
    • Yoon-Sung UMHoon KimHye-Ran YouJae-Jin LyuSeung-Beom Park
    • Yoon-Sung UMHoon KimHye-Ran YouJae-Jin LyuSeung-Beom Park
    • G02F1/136H01L29/04H01L21/00
    • H01L29/6675G02F1/13624G02F2001/134345H01L27/1288
    • In a thin film transistor, first and second thin film transistors are connected to an Nth gate line and an Mth data line, and first and second sub pixel electrodes are connected to the first and second thin film transistors, respectively. A third thin film transistor includes a gate electrode connected to an (N+1)th gate line, a semiconductor layer overlapping with the gate electrode, a source electrode connected to the second sub pixel electrode and partially overlapping with the gate electrode, and a drain electrode facing the source electrode. A first auxiliary electrode is connected to the drain electrode and arranged on the same layer as the first and second sub pixel electrodes. An opposite electrode is arranged on the same layer as the gate line and at least partially overlaps with the first auxiliary electrode with at least one insulating layer disposed therebetween.
    • 在薄膜晶体管中,第一和第二薄膜晶体管连接到第N栅极线和第M数据线,第一和第二子像素电极分别连接到第一和第二薄膜晶体管。 第三薄膜晶体管包括连接到第(N + 1)栅极线的栅电极,与栅电极重叠的半导体层,连接到第二子像素电极并与栅电极部分重叠的源极, 漏电极面对源电极。 第一辅助电极连接到漏电极并且设置在与第一和第二子像素电极相同的层上。 相对电极布置在与栅极线相同的层上,并且与第一辅助电极至少部分重叠,并且其间设置有至少一个绝缘层。