专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US06753235B2 Method of manufacturing CMOS thin film transistor 有权
标题翻译：制造CMOS薄膜晶体管的方法
公开(公告)号：US06753235B2
公开(公告)日：2004-06-22
申请号：US10086629
申请日：2002-03-04
申请人： Woo Young So , Kyung Jin Yoo , Sang Il Park
发明人： Woo Young So , Kyung Jin Yoo , Sang Il Park
IPC分类号： H01L21331
CPC分类号： H01L27/1288 , H01L27/1214
摘要： A method of manufacturing a CMOS TFT including forming first and second semiconductor layers on an insulating substrate using a first mask, respectively, the substrate having first and second regions, the first semiconductor layer formed on the first region, the second semiconductor layer formed on the second region; forming sequentially a first insulating layer, a first metal layer and a second insulating layer over the whole surface of the substrate; etching a portion of the first metal layer and a portion of the second insulating layer over the first region of the substrate using a second mask to form a first gate electrode and a first capping layer; forming first spacers on both side wall portion of the first gate electrode and the first capping layer; ion-implanting a first conductive-type high-density impurity into the first semiconductor layer using the first spacers and the first gate electrode as a mask to form first high-density source and drain regions; etching a portion of the first metal layer and a portion of the second insulating layer over the second region of the substrate using a third mask to form a second gate electrode and a second capping layer; and ion-implanting a second conductive-type high density impurity into the second semiconductor layer using the third mask to form second high-density source and drain regions.
摘要翻译：一种制造CMOS TFT的方法，包括分别使用第一掩模在绝缘基板上形成第一和第二半导体层，所述基板具有第一和第二区域，所述第一半导体层形成在第一区域上，第二半导体层形成在第二区在基板的整个表面上依次形成第一绝缘层，第一金属层和第二绝缘层; 使用第二掩模在所述衬底的所述第一区域上蚀刻所述第一金属层的一部分和所述第二绝缘层的一部分，以形成第一栅电极和第一覆盖层; 在所述第一栅电极和所述第一覆盖层的两侧壁部分上形成第一间隔物; 使用第一间隔物和第一栅电极作为掩模，将第一导电型高密度杂质离子注入第一半导体层，以形成第一高密度源极和漏极区; 使用第三掩模在所述基板的所述第二区域上蚀刻所述第一金属层的一部分和所述第二绝缘层的一部分，以形成第二栅电极和第二封盖层; 以及使用所述第三掩模将第二导电型高密度杂质离子注入到所述第二半导体层中以形成第二高密度源极和漏极区。

2. 发明授权

US07488982B2 Thin film transistor and manufacturing method thereof, and active matrix display device and manufacturing method thereof 有权
公开(公告)号：US07488982B2
公开(公告)日：2009-02-10
申请号：US10068004
申请日：2002-02-08
申请人： Woo Young So , Kyung Jin Yoo , Sang Il Park
发明人： Woo Young So , Kyung Jin Yoo , Sang Il Park
IPC分类号： H01L29/04
CPC分类号： H01L29/66757 , H01L27/124 , H01L27/1288 , H01L27/3248 , H01L27/3262 , H01L29/41733 , H01L29/458
摘要： A method of manufacturing a thin film transistor (TFT) which is manufactured such that source and drain electrodes directly contact source and drain regions without contact holes.

3. 发明授权

US07176493B2 Active matrix display device and manufacturing method thereof 有权
标题翻译：有源矩阵显示装置及其制造方法
公开(公告)号：US07176493B2
公开(公告)日：2007-02-13
申请号：US10736703
申请日：2003-12-17
申请人： Woo Young So , Kyung Jin Yoo , Sang Il Park
发明人： Woo Young So , Kyung Jin Yoo , Sang Il Park
IPC分类号： H01L21/84
CPC分类号： G02F1/136227 , H01L27/124 , H01L27/1244 , H01L27/1288 , H01L29/41733 , H01L29/458 , H01L29/66757
摘要： The present invention discloses a method of manufacturing an active matrix display device, comprising: a) forming a semiconductor layer on an insulating substrate; b) forming a gate insulating layer over the whole surface of the substrate while convering the semiconductor layer; c) forming a gate electrode on the gate insulating layer over the semiconductor layer; d) forming spacers on both side wall portions of the gate electrode while exposing both end portions of the semiconductor layer; e) ion-implaing a high-density impurity into the semiconductor layer to form high-density source and drain regions in the semiconductor layer; f) depositing sequentially a transparent conductive layer and a metal layer on the inter insulating layer; g) patterning the transparent conductive layer and the metal layer to form the source and drain electrodes, the source and drain electrodes directly contacting the high-density source and drain regions and having a dual-layered structure; h) forming a passivation layer over the whole surface of the substrate; i) etching the passivation layer and the metal layer to form an opening portion exposing a portions of the transparent conductive layer, thereby forming a pixel electrode; and j) performing a reflow process to cover the metal layer in the opening portion by the passivation layer.
摘要翻译：本发明公开了一种制造有源矩阵显示装置的方法，包括：a）在绝缘基板上形成半导体层; b）在半导体层会聚的同时在衬底的整个表面上形成栅极绝缘层; c）在半导体层上的栅极绝缘层上形成栅电极; d）在露出半导体层的两个端部部分的同时，在栅电极的两个侧壁部分上形成间隔物; e）将高密度杂质离子注入到半导体层中以在半导体层中形成高密度源极和漏极区; f）在所述绝缘层上依次沉积透明导电层和金属层; g）图案化透明导电层和金属层以形成源极和漏极，源极和漏极直接接触高密度源极和漏极区并具有双层结构; h）在衬底的整个表面上形成钝化层; i）蚀刻钝化层和金属层以形成露出透明导电层的一部分的开口部分，从而形成像素电极; 和j）进行回流处理以通过钝化层覆盖开口部分中的金属层。

4. 发明授权

US06692997B2 Thin film transistors with dual layered source/drain electrodes and manufacturing method thereof, and active matrix display device and manufacturing method thereof 有权
标题翻译：具有双层源极/漏极的薄膜晶体管及其制造方法，以及有源矩阵显示装置及其制造方法
公开(公告)号：US06692997B2
公开(公告)日：2004-02-17
申请号：US10077771
申请日：2002-02-20
申请人： Woo Young So , Kyung Jin Yoo , Sang Il Park
发明人： Woo Young So , Kyung Jin Yoo , Sang Il Park
IPC分类号： H01L2184
CPC分类号： G02F1/136227 , H01L27/124 , H01L27/1244 , H01L27/1288 , H01L29/41733 , H01L29/458 , H01L29/66757
摘要： The present invention discloses a method of manufacturing an active matrix display device, comprising: a) forming a semiconductor layer on an insulating substrate; b) forming a gate insulating layer over the whole surface of the substrate while convering the semiconductor layer; c) forming a gate electrode on the gate insulating layer over the semiconductor layer; d) forming spacers on both side wall portions of the gate electrode while exposing both end portions of the semiconductor layer; e) ion-implaing a high-density impurity into the semiconductor layer to form high-density source and drain regions in the semiconductor layer; f) depositing sequentially a transparent conductive layer and a metal layer on the inter insulating layer; g) patterning the transparent conductive layer and the metal layer to form the source and drain electrodes, the source and drain electrodes directly contacting the high-density source and drain regions and having a dual-layered structure; h) forming a passivation layer over the whole surface of the substrate; i) etching the passivation layer and the metal layer to form an opening portion exposing a portions of the transparent conductive layer, thereby forming a pixel electrode; and j) performing a reflow process to cover the metal layer in the opening portion by the passivation layer.
摘要翻译：本发明公开了一种制造有源矩阵显示装置的方法，包括：a）在绝缘基板上形成半导体层; b）在半导体层会聚的同时在衬底的整个表面上形成栅极绝缘层; c）在半导体层上的栅极绝缘层上形成栅电极; d）在露出半导体层的两个端部部分的同时，在栅电极的两个侧壁部分上形成间隔物; e）将高密度杂质离子注入到半导体层中以在半导体层中形成高密度源极和漏极区; f）在所述绝缘层上依次沉积透明导电层和金属层; g）图案化透明导电层和金属层以形成源极和漏极，源极和漏极直接接触高密度源极和漏极区并具有双层结构; h）在衬底的整个表面上形成钝化层; i）蚀刻钝化层和金属层以形成露出透明导电层的一部分的开口部分，从而形成像素电极; 和j）进行回流处理以通过钝化层覆盖开口部分中的金属层。

5. 发明授权

US10499455B2 Method and apparatus for sharing terrestrial broadcast contents 有权
公开(公告)号：US10499455B2
公开(公告)日：2019-12-03
申请号：US15596753
申请日：2017-05-16
申请人： Sang Il Park
发明人： Sang Il Park
IPC分类号： H04W84/12 , H04L29/06 , H04H20/61
CPC分类号： H04W84/12 , H04H20/61 , H04L65/4076
摘要： An apparatus for sharing terrestrial broadcast contents by using a smart antenna configured to receive the terrestrial broadcast contents and to transmit received terrestrial broadcast contents to a display terminal via a wireless communication network and a display terminal configured to receive the terrestrial broadcast contents from the smart antenna and to display received terrestrial broadcast contents includes a smart antenna searching unit configured to search at least one other smart antenna connected via a network, a contents searching unit configured to search terrestrial broadcast contents receivable by the at least one other smart antenna, and a contents sharing unit configured to cause the terrestrial broadcast contents searched by the contents searching unit to be shared by at least one display terminal.

6. 发明授权

US08449782B2 See-through-type integrated thin-film solar cell, method of manufacturing the same and method of electrically series connecting unit cells thereof 有权
标题翻译：透视型集成薄膜太阳能电池，其制造方法和电串联连接单元电池的方法
公开(公告)号：US08449782B2
公开(公告)日：2013-05-28
申请号：US11610366
申请日：2006-12-13
申请人： Koeng Su Lim , Seong Won Kwon , Joong Hwan Kwak , Ji Hwan Yang , Sang Il Park , Sang Hwan Kim , Yoo Jin Lee , Jin Koog Shin
发明人： Koeng Su Lim , Seong Won Kwon , Joong Hwan Kwak , Ji Hwan Yang , Sang Il Park , Sang Hwan Kim , Yoo Jin Lee , Jin Koog Shin
IPC分类号： B29D11/00
CPC分类号： B29D11/00 , H01L31/046 , H01L31/0463 , H01L31/0465 , H01L31/0468 , H01L31/188 , H01L31/202 , Y02E10/50 , Y02P70/521
摘要： Provided is a method of manufacturing a see-through-type integrated solar cell and a method of manufacturing the same. The method comprises forming a first conductive material being apart and strip patterned on a transparent substrate so that the first conductive material comprises a predetermined space for enabling light to directly pass through the transparent substrate, forming a solar cell (semiconductor) layer, obliquely depositing a second conductive material and etching the solar cell layer using the second conductive material layer as a mask.
摘要翻译：提供一种制造透明型集成太阳能电池的方法及其制造方法。该方法包括形成分开的第一导电材料并在透明基板上进行带图案化，使得第一导电材料包括用于使光直接通过透明基板的预定空间，形成太阳能电池（半导体）层，倾斜地沉积使用第二导电材料层作为掩模蚀刻太阳能电池层。

7. 发明授权

US08050120B2 Sensing delay circuit and semiconductor memory device using the same 有权
标题翻译：感应延迟电路和使用其的半导体存储器件
公开(公告)号：US08050120B2
公开(公告)日：2011-11-01
申请号：US12228971
申请日：2008-08-19
申请人： Sang Il Park
发明人： Sang Il Park
IPC分类号： G11C7/00
CPC分类号： G11C29/50 , G11C7/08 , G11C11/4091 , G11C29/026 , G11C29/12015 , G11C29/50012
摘要： A sensing delay circuit includes a logic element which responds to a test mode signal to transfer a start signal, a delay unit which is configured of a plurality of inverters having MOS transistors with controlled threshold voltage, and receives external voltage as bulk voltage and delays an output signal from the logic element by a predetermined period, and a buffer which responds to an output signal from the delay unit to buffer the output signal from the logic element and output it.
摘要翻译：感测延迟电路包括响应于测试模式信号以传送起始信号的逻辑元件，由具有受控阈值电压的MOS晶体管的多个反相器构成的延迟单元，并且接收外部电压作为体电压并延迟来自逻辑元件的输出信号预定周期，以及响应于来自延迟单元的输出信号缓冲来自逻辑元件的输出信号并将其输出的缓冲器。

8. 发明申请

US20110018800A1 OPTICAL POINTING APPARATUS AND PORTABLE ELECTRONIC APPARATUS WITH THE SAME 审中-公开
标题翻译：光学指示装置和便携式电子设备
公开(公告)号：US20110018800A1
公开(公告)日：2011-01-27
申请号：US12933707
申请日：2009-03-03
申请人： Keon Joon Ahn , Jae Dong Kim , Sang Il Park
发明人： Keon Joon Ahn , Jae Dong Kim , Sang Il Park
IPC分类号： G06F3/033
CPC分类号： G06F3/042 , G06F1/1616 , G06F1/1626 , G06F1/169
摘要： An optical pointing device and a portable electronic device having the same, in which external noise light and/or noise light due to diffused reflection or the like is prevented from being introduced into an optical sensor enhancing precision of operation and providing a housing with improved structure. The device includes an infrared source; a cover having a cover plate transmitting infrared rays from the IR source for reaching a subject out of the cover plate and a cover frame that supports the cover plate; an optical unit in the cover and on which the infrared ray reflected from the subject is incident; and an optical sensor sensing the infrared ray incident thereon from the optical unit; the cover plate has a base coupled to the cover frame, and an IR band-pass filter layer provided on one side of the base.
摘要翻译：具有这样的光学指示装置和便携式电子装置，其中防止由于扩散反射等引起的外部噪声光和/或噪声光被引入到提高操作精度的光学传感器中并提供具有改进结构的壳体。该装置包括红外源; 具有盖板，其将来自所述IR源的红外线传送到所述盖板外的被检体，盖框支撑所述盖板; 盖子上的光学单元，从被摄体反射的红外线入射到该光学单元上; 以及感测从光学单元入射到其上的红外线的光学传感器; 盖板具有联接到盖框架的基座和设置在基座的一侧上的IR带通滤波器层。

9. 发明申请

US20090268536A1 Precharge voltage supply circuit and semiconductor device using the same 失效
公开(公告)号：US20090268536A1
公开(公告)日：2009-10-29
申请号：US12459064
申请日：2009-06-26
申请人： Sang Il Park
发明人： Sang Il Park
IPC分类号： G11C7/00 , G11C5/14
CPC分类号： G11C11/4074 , G11C7/12 , G11C11/4094
摘要： A precharge voltage supply circuit and a semiconductor device using the same are disclosed. The semiconductor device includes a first comparator for comparing a precharge voltage with a first reference voltage having a first voltage level and outputting a first compare signal as a result of the comparison, a second comparator for comparing the precharge voltage with a second reference voltage having a second voltage level and outputting a second compare signal as a result of the comparison, a decoder configured to receive and decode the first compare signal and the second compare signal and output a plurality of control signals as a result of the decoding, and a precharge voltage supply circuit configured to receive the plurality of control signals and supply the precharge voltage.

10. 发明申请

US20090268533A1 Sensing delay circuit and semiconductor memrory device using the same 有权
标题翻译：感应延迟电路和使用其的半导体存储器件
公开(公告)号：US20090268533A1
公开(公告)日：2009-10-29
申请号：US12228971
申请日：2008-08-19
申请人： Sang Il Park
发明人： Sang Il Park
IPC分类号： G11C7/00 , H03H11/26
CPC分类号： G11C29/50 , G11C7/08 , G11C11/4091 , G11C29/026 , G11C29/12015 , G11C29/50012
摘要： A sensing delay circuit includes a logic element which responds to a test mode signal to transfer a start signal, a delay unit which is configured of a plurality of inverters having MOS transistors with controlled threshold voltage, and receives external voltage as bulk voltage and delays an output signal from the logic element by a predetermined period, and a buffer which responds to an output signal from the delay unit to buffer the output signal from the logic element and output it.
摘要翻译：感测延迟电路包括响应于测试模式信号以传送起始信号的逻辑元件，由具有受控阈值电压的MOS晶体管的多个反相器构成的延迟单元，并且接收外部电压作为体电压并延迟来自逻辑元件的输出信号预定周期，以及响应于来自延迟单元的输出信号缓冲来自逻辑元件的输出信号并将其输出的缓冲器。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式