专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US5203004A Multi-board system having electronic keying and preventing power to improperly connected plug-in board with improperly configured diode connections 失效
标题翻译：具有电子键控功能的多板系统和使用不正确配置的二极管连接将不正确连接的插拔板的功率预防
公开(公告)号：US5203004A
公开(公告)日：1993-04-13
申请号：US464817
申请日：1990-01-08
申请人： William P. Bunton , John M. Brown , Patricia L. Whiteside
发明人： William P. Bunton , John M. Brown , Patricia L. Whiteside
IPC分类号： G06F3/00 , G06F13/40 , H05K1/14
CPC分类号： G06F13/409 , H05K1/14 , Y10S439/955 , Y10T307/944
摘要： A computer system with a number of subsystems or modules on separate circuit boards employs electronic keying to ensure proper configuration of these boards. A power key arrangement associated with a plug-in connector enables a separate power supply for each set of boards. A power supply turn-on signal is routed through a uniquely-configured connector path for each board, so the power supply turn-on is inhibited for improper configurations. The uniquely-configured connector path may use either a series or a parallel implementation. The series implementation employs a set of diodes connected for conduction in either of two directions, with the mating connector having its conductor paths connected to match the diode configuration; in this manner, the power supply enable signal can only flow through the series path if the proper board is plugged into a properly-coded slot, in which case the power supply to activate this board is activated through the series path including the diodes. The parallel implementation employs a given number of connector pins to establish the coding for each board, and each pin is either open-circuited or connected to ground; if this coding of the subsystem board is not the same as that of the slot into which it is plugged then the power supply activation signal will be shorted to ground by one or the other of the coded pins.

2. 发明授权

US5293636A Module for insertion into a multi-module system having electronic keying for preventing power to improperly connected modules with improperly configured diode connections 失效
标题翻译：用于插入具有电子键控的多模块系统的模块，用于防止由于未正确配置的二极管连接而使不正确连接的模块的电力
公开(公告)号：US5293636A
公开(公告)日：1994-03-08
申请号：US996728
申请日：1992-12-24
申请人： William P. Bunton , John M. Brown , Patricia L. Whiteside
发明人： William P. Bunton , John M. Brown , Patricia L. Whiteside
IPC分类号： G06F3/00 , G06F13/40 , H05K1/14 , G06F1/26 , G06F15/08
CPC分类号： G06F13/409 , H05K1/14 , Y10S439/955 , Y10T307/944
摘要： A computer system with a number of subsystems or modules on separate circuit boards employs electronic keying to ensure proper configuration of these boards. A power key arrangement associated with a plug-in connector enables a separate power supply for each set of boards. A power supply turn-on signal is routed through a uniquely-configured connector path for each board, so the power supply turn-on is inhibited for improper configurations. The uniquely-configured connector path may use either a series or a parallel implementation. The series implementation employs a set of diodes connected for conduction in either of two directions, with the mating connector having its conductor paths connected to match the diode configuration; in this manner, the power supply enable signal can only flow through the series path if the proper board is plugged into a properly-coded slot, in which case the power supply to activate this board is activated through the series path including the diodes. The parallel implementation employs a given number of connector pins to establish the coding for each board, and each pin is either open-circuited or connected to ground; if this coding of the subsystem board is not the same as that of the slot into which it is plugged then the power supply activation signal will be shorted to ground by one or the other of the coded pins.
摘要翻译：在单独的电路板上具有多个子系统或模块的计算机系统采用电子键控来确保这些板的正确配置。与插入式连接器相关联的电源键配置可为每组电路板提供单独的电源。电源开启信号通过每个电路板的独特配置的连接器路径布线，因此不正确的配置禁止电源接通。唯一配置的连接器路径可以使用串行或并行实现。串联实现采用一组二极管，连接用于在两个方向中的任一方向上传导，其中配合连接器的导体路径连接以匹配二极管配置; 以这种方式，如果适当的板插入正确编码的插槽中，则电源使能信号只能流过串联路径，在这种情况下，通过包括二极管的串联路径来激活该电路板的电源。并行实现采用给定数量的连接器引脚来建立每个板的编码，并且每个引脚是开路的或连接到地; 如果子系统板的编码与其被插入的插槽的编码不同，则电源激活信号将被一个或另一个编码引脚短路到地。

3. 发明授权

US06360284B1 System for protecting output drivers connected to a powered-off load 有权
标题翻译：用于保护连接到掉电负载的输出驱动器的系统
公开(公告)号：US06360284B1
公开(公告)日：2002-03-19
申请号：US09231407
申请日：1999-01-13
申请人： John M. Brown , William P. Bunton , James S. Klecka , Charles E. Peet, Jr. , David A. Brown
发明人： John M. Brown , William P. Bunton , James S. Klecka , Charles E. Peet, Jr. , David A. Brown
IPC分类号： G06F1314
CPC分类号： G06F13/4072
摘要： A system for preventing a powered-up sub-unit from driving a powered-off low-impedance load transitions to a NO_CLOCK state and tri-states output drivers of the sub-unit output unless a clock signal is received from a connected sub-unit. While in the NO_CLOCK state, the sub-unit periodically transmits bursts of clock signals to signal the other sub-unit that it is powered up.
摘要翻译：用于防止加电子单元驱动掉电的低阻抗负载的系统转换到NO_CLOCK状态，并且三态地指示子单元输出的输出驱动器，除非从连接的子单元接收到时钟信号。当处于NO_CLOCK状态时，子单元周期性地发送脉冲串的时钟信号，以向被加电的另一个子单元发出信号。

4. 发明授权

US06941483B2 Bus capability voting mechanism 失效
标题翻译：总线能力投票机制
公开(公告)号：US06941483B2
公开(公告)日：2005-09-06
申请号：US10038798
申请日：2001-12-31
申请人： John M. Brown , James E. Holeman
发明人： John M. Brown , James E. Holeman
IPC分类号： G06F13/40 , G06F1/04
CPC分类号： G06F13/409
摘要： A computer system is disclosed having a bus capability determination mechanism. In a preferred embodiment, the computer system includes a backplane having sockets into which system and peripheral boards may be inserted. The sockets are coupled together by a backplane bus that includes a bus capability line. Each board preferably includes a voting circuit that, when enabled, limits the voltage on the capability signal line to no more than a predetermined voltage that is indicative of the capability of the board. The voltage on the capability signal line will thus be determined by the board having the lowest voltage limit. The clock source for the bus can then be set to the clock rate indicated by the voltage on the capability signal line. Zener devices are preferably used to carry out the voting operation, and may be disabled after the voting operation is complete.
摘要翻译：公开了一种具有总线能力确定机构的计算机系统。在优选实施例中，计算机系统包括具有可插入系统和外围板的插座的背板。插座通过包括总线能力线的背板总线耦合在一起。每个板最好包括一个投票电路，当启动时，能够将能力信号线上的电压限制在不超过指示电路板能力的预定电压。因此，能力信号线上的电压将由具有最低电压限制的电路板确定。然后，总线的时钟源可以设置为由能力信号线上的电压指示的时钟速率。齐纳装置优选地用于执行投票操作，并且可以在投票操作完成之后被禁用。

5. 发明授权

US06259461B1 System and method for accelerating the rendering of graphics in a multi-pass rendering environment 有权
标题翻译：用于在多遍渲染环境中加速图形渲染的系统和方法
公开(公告)号：US06259461B1
公开(公告)日：2001-07-10
申请号：US09172564
申请日：1998-10-14
申请人： John M. Brown
发明人： John M. Brown
IPC分类号： G09G536
CPC分类号： G06T15/40 , G06T15/005
摘要： The present invention is directed to a method and apparatus for accelerating the performance of a multi-pass rendering operation. The method operates in a computer graphics system having an application program that interfaces through an application program interface (API) to a graphics pipeline, including a rendering pipeline and a frame buffer. The method includes the step of providing a visibility flag that is in communication with the application program to relay rendering information to the application program. The method clears the visibility flag upon sending new data to the rendering pipeline, and sets the visibility flag if data sent to the rendering pipeline from the application program is further communicated to the frame buffer for display. Thereafter, the method evaluates the visibility flag from within the application program after a first pass of a first segment of graphics data has been rendered by the rendering pipeline. If the visibility flag was not set during the first pass, then the application program inhibits the rendering of subsequent passes of the first segment of graphics data. If, however, the visibility flag was set during the first pass, then the application program will send subsequent passes of the graphics data to the rendering pipeline for processing and display.
摘要翻译：本发明涉及用于加速多遍渲染操作的性能的方法和装置。该方法在具有应用程序的计算机图形系统中操作，该应用程序通过应用程序接口（API）与包括渲染流水线和帧缓冲器的图形流水线进行接口。该方法包括提供与应用程序通信的可见性标志以将呈现信息中继到应用程序的步骤。该方法在将新数据发送到渲染流水线时清除可见性标志，并且如果从应用程序发送到渲染流水线的数据进一步传送到帧缓冲器以进行显示，则设置可见性标志。此后，该方法在渲染管线呈现第一段图形数据的第一遍之后，从应用程序中评估可见性标志。如果在第一次通过期间未设置可见性标志，则应用程序禁止第一段图形数据的后续遍历的呈现。然而，如果在第一次通过期间设置了可见性标志，则应用程序将将图形数据的后续传递发送到渲染管线进行处理和显示。

6. 外观设计

USD308079S Illuminated menu display unit 失效
公开(公告)号：USD308079S
公开(公告)日：1990-05-22
申请号：US174617
申请日：1988-03-28
申请人： John M. Brown
设计人： John M. Brown

7. 发明授权

US06768318B2 Signal conditioning circuit for resistive sensors 有权
标题翻译：用于电阻式传感器的信号调理电路
公开(公告)号：US06768318B2
公开(公告)日：2004-07-27
申请号：US10211794
申请日：2002-08-02
申请人： Rodney T. Burt , Thomas L. Botker , John M. Brown
发明人： Rodney T. Burt , Thomas L. Botker , John M. Brown
IPC分类号： G01R2728
CPC分类号： H03F3/347 , H03F3/45475 , H03F3/45991 , H03F2200/261
摘要： A circuit is provided that can provide, in a single package, a circuit to monitor a sensing element which uses a variable resistor. The circuit (also known as a signal conditioning circuit) may contain resistor input terminals to which a reference set resistor and a resistive sensor can be attached. A reference voltage signal can be applied to both terminals. There are also a circuit for sensing the resulting current flowing through both the set resistor and the resistive sensor. The difference of the currents flowing through each element can then be monitored as being indicative of the difference in resistance between the set resistor and the resistive sensor. The current difference signal can be used to generate a voltage difference signal indicative of the difference in resistance between the set resistor and the resistive sensor. The signal conditioning circuit may be used to adjust the temperature of various devices.
摘要翻译：提供一种电路，其可以在单个封装中提供用于监测使用可变电阻器的感测元件的电路。电路（也称为信号调理电路）可以包含电阻器输入端子，参考电阻器和电阻传感器可附接到该电阻器输入端子。参考电压信号可以应用于两个端子。还有一个电路用于感测流过设定电阻和电阻传感器的所得电流。然后可以监测流过每个元件的电流的差异，以指示设定电阻器和电阻式传感器之间的电阻差。电流差信号可用于产生指示设定电阻和电阻式传感器之间的电阻差的电压差信号。信号调节电路可用于调节各种装置的温度。

8. 发明授权

US5889994A Method for cataloging graphics primitives by rendering state 失效
标题翻译：通过渲染状态对图形图元进行编目的方法
公开(公告)号：US5889994A
公开(公告)日：1999-03-30
申请号：US775272
申请日：1997-03-27
申请人： John M. Brown , Gautam Mehrotra
发明人： John M. Brown , Gautam Mehrotra
IPC分类号： G06F11/34 , G06F3/048 , G06T15/00 , G06F12/00
CPC分类号： G06T15/00
摘要： A method according to the invention analyzes the generation of graphical images by cataloging primitives by the states in which they are rendered. It permits, for example, for analysis of the execution of a computer instruction sequence, e.g., a computer program, of the type that generates a graphical image from a plurality of primitives. The method includes the steps of identifying primitives rendered by the instruction sequence, along with the composite graphical states in which those primitives are rendered. The method further includes generating an output signal characterizing the program, i.e., via cataloging the primitives by the states in which they were rendered.
摘要翻译：根据本发明的方法通过对它们呈现的状态对原图进行编目来分析图形图像的生成。例如，它允许分析从多个基元生成图形图像的类型的计算机指令序列（例如，计算机程序）的执行。该方法包括以下步骤：识别由指令序列呈现的原语，以及呈现这些基元的复合图形状态。该方法还包括产生表征该程序的输出信号，即，通过它们被呈现的状态对原图进行编目。

9. 外观设计

USD303893S Illuminated menu display panel 失效
公开(公告)号：USD303893S
公开(公告)日：1989-10-10
申请号：US25786
申请日：1987-03-13
申请人： John M. Brown
设计人： John M. Brown

10. 发明授权

US4506993A Rectangular framed advertising display clock 失效
标题翻译：矩形框架广告显示时钟
公开(公告)号：US4506993A
公开(公告)日：1985-03-26
申请号：US531455
申请日：1983-09-12
申请人： John M. Brown
发明人： John M. Brown
IPC分类号： G04B37/00 , G04B19/14
CPC分类号： G04B37/0066
摘要： A clock which is intended for use in soda fountains, restaurants, bars and other places of business as an advertising display, and which may be illuminated. The clock comprises a rectangular-shaped rigid frame, a translucent thin plastic panel constituting a clock face which is mounted in the frame and which extends across the area circumscribed by the frame, the thin panel being held in place by integral lugs which fit into slots in the frame, and a transparent plastic cover mounted on the frame in front of the clock face. In one embodiment the drive motor for the clock is mounted on the rear side of the plastic panel. In a second embodiment the drive motor, together with an illumination source for the translucent panel, are mounted in a housing which is supported on the rear side of the frame behind the thin plastic panel.
摘要翻译：一个时钟，用于苏打喷泉，餐馆，酒吧和其他营业场所，作为广告展示，并可以照亮。时钟包括矩形刚性框架，半透明薄塑料面板，其构成钟表面，该面板安装在框架中并且延伸穿过由框架外接的区域，薄板通过整合的凸耳保持在适当的位置，在框架中，以及安装在钟表前面的框架上的透明塑料盖。在一个实施例中，用于时钟的驱动电机安装在塑料面板的后侧。在第二实施例中，驱动马达与用于半透明面板的照明源一起安装在壳体中，壳体支撑在薄塑料板后面的框架的后侧。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式