会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • Selectively operating a host's device controller in a first mode or a second mode
    • 以第一模式或第二模式选择性地操作主机的设备控制器
    • US06701402B1
    • 2004-03-02
    • US09820727
    • 2001-03-30
    • Walter W. Alexander, IIIWesley H. StelterRobert G. Campbell
    • Walter W. Alexander, IIIWesley H. StelterRobert G. Campbell
    • G06F1314
    • G06F3/0626G06F3/0658G06F3/0689
    • The present invention includes an integrated circuit that is operable to connect a redundant array of inexpensive disks (RAID) or other peripheral device to a disk controller, such as a small computer system interface (SCSI) controller in a host device. The integrated circuit provides the peripheral device with sole access to the disk controller when operating in a straight mode. In straight mode, the peripheral device may communicate with the disk controller through a PCI bus to perform operations, such as retrieving or writing data to the peripheral device. Also, when in straight mode, other controllers, including the host's CPU, may be prevented from using the disk controller to avoid data collisions, data loss and possible system failure. The integrated circuit may also function in standard mode, such that other controllers connected to the host may access the disk controller.
    • 本发明包括集成电路,其可操作以将廉价磁盘(RAID)或其他外围设备的冗余阵列连接到诸如主机设备中的小型计算机系统接口(SCSI)控制器的磁盘控制器。 集成电路使得外围设备在以直线模式操作时能够唯一地访问磁盘控制器。 在直模式中,外围设备可以通过PCI总线与盘控制器进行通信,以执行操作,例如将数据检索或写入外围设备。 另外,当处于直接模式时,可能会阻止包括主机CPU在内的其他控制器使用磁盘控制器来避免数据冲突,数据丢失和可能的系统故障。 集成电路还可以在标准模式下工作,使得连接到主机的其他控制器可以访问磁盘控制器。
    • 2. 发明授权
    • Assigning PCI device interrupts in a computer system
    • 在计算机系统中分配PCI设备中断
    • US06636916B1
    • 2003-10-21
    • US09503749
    • 2000-02-14
    • Robert G. CampbellWesley H. Stelter
    • Robert G. CampbellWesley H. Stelter
    • G06F1324
    • G06F13/24
    • A method and apparatus for assigning interrupts to devices on a PCI bus in a computer system in which a plurality of address lines are channeled through a multiplexer to a PCI device on the PCI bus. The multiplexer enables the user to dynamically select which address line is routed to the IDSEL pin on the PCI device. According to the PCI specification, the address line connected to the IDSEL pin determines the Device ID for that PCI device. In turn, the Device ID establishes which of the four available interrupt INT# lines are assigned to that PCI device. Thus, the interrupt INT# line assignments can be dynamically controlled. Where desired, the user can force two PCI devices to share an interrupt line, or the user can force the devices to use separate interrupts.
    • 一种用于将计算机系统中的PCI总线上的设备分配中断的方法和装置,其中多个地址线通过多路复用器被引导到PCI总线上的PCI设备。 多路复用器使用户能够动态地选择哪个地址线路由到PCI设备上的IDSEL引脚。 根据PCI规范,连接到IDSEL引脚的地址线确定该PCI设备的设备ID。 反过来,器件ID建立四个可用中断INT#线中哪一个被分配给该PCI设备。 因此,可以动态地控制中断INT#行分配。 如果需要,用户可以强制两个PCI设备共享中断线,或者用户可以强制设备使用单独的中断。
    • 6. 发明授权
    • Debris receptacle, cover, and contents compressor and discharge assembly
    • 碎片容器,盖子和内容物压缩机和排放组件
    • US4440321A
    • 1984-04-03
    • US389451
    • 1982-06-16
    • Robert G. CampbellWarren A. Campbell, III
    • Robert G. CampbellWarren A. Campbell, III
    • B65F1/12B67D5/32B65D90/00
    • B65F1/12B65F2240/138Y10S206/815Y10S220/908
    • A receptacle and cover assembly for collecting lawn debris and the like and including structure for assisting transfer of compacted contents of the receptacle to expendable lawn trash bags and the like, comprising a main receptacle body section in the shape of an upwardly opening container having a skirt-like lower edge formation at the bottom of the receptacle body section for supporting it in upright position, and a removable cover member for the receptacle body section. The body section has a centrally open outer bottom wall portion extending inwardly from the side wall at a position spaced slightly above the lower edge formation providing a shelf-like ledge extending inwardly from the side wall, and a moveable bottom panel member forming a discharge assist piston which rests on shelf-like ledge formation and collectively therewith forms the bottom of the receptacle. The center opening in the bottom wall portion is large enough for passage of the operator's hand therethrough to manually engage and force the bottom panel member toward the open upper end of the receptacle when the cover is removed and an expendable debris collecting bag is fitted over the receptacle to facilitate transfer of the contents of the body section into the expendable bag.
    • 用于收集草坪碎屑等的容器和盖组件,并且包括用于辅助将容器的压实内容物转移到消耗性草坪垃圾袋等的结构,包括具有裙部的向上开口的容器的主容器主体部分 在容器主体部分的底部形成用于将其支撑在直立位置的下边缘形状,以及用于插座主体部分的可移除的盖部件。 主体部分具有中央打开的外底壁部分,该中部开口的外底壁部分在距离下边缘部分稍微上方的位置处从侧壁向内延伸,提供从侧壁向内延伸的搁架状突出部,以及形成排出辅助 活塞位于搁架状突起形成上并且一起形成容器的底部。 底壁部分中的中心开口足够大以使操作者的手通过,以便当盖被移除时手动接合并迫使底板构件朝向容器的敞开的上端,并且将消耗性碎屑收集袋安装在 容器以便于将身体部分的内容物转移到消耗品袋中。
    • 9. 发明授权
    • Clock distribution in multi-cell computing systems
    • 多单元计算系统中的时钟分布
    • US07478255B2
    • 2009-01-13
    • US11304370
    • 2005-12-13
    • Robert G. CampbellSpencer Frink
    • Robert G. CampbellSpencer Frink
    • G06F1/12
    • G06F1/10
    • Embodiments of the invention relate to distribution of clocks to CPUs in processing cells of a multi-cell system. In an embodiment, each cell includes an interface, referred to as an agent. A plurality of interfaces, referred to as switches, together with the agents of the cells, connects the cells together. A clock source provides a clock to a switch, which replicates the clock and provides the replicated clocks to its ports. Each port of the switch, receiving a replicated clock, encodes this replicated clock and sends it over a link to each agent of a cell. Each agent of the cells, receiving an encoded clock, decodes this encoded clock, resulting in a decoded, or an extracted, clock. The agent then replicates the extracted clock and provides the replicates of the extracted clock to a plurality of CPUs of the cell. As a result, CPUs in all cells of the system receive clocks that all are synchronized to the clock provided by the clock source. Other embodiments are also disclosed including using the extracted clock as phase information, scaling, redundancy, etc.
    • 本发明的实施例涉及在处理多小区系统的小区中将时钟分配给CPU。 在一个实施例中,每个小区包括被称为代理的接口。 称为开关的多个接口与单元的代理一起将单元连接在一起。 时钟源为交换机提供时钟,它复制时钟,并向其端口提供复制时钟。 交换机的每个端口,接收复制的时钟,对这个复制的时钟进行编码,并将其通过链路发送到单元的每个代理。 接收编码时钟的单元的每个代理解码该编码时钟,导致解码或提取的时钟。 然后,代理复制提取的时钟,并将提取的时钟的重复提供给小区的多个CPU。 因此,系统的所有单元中的CPU都会接收与时钟源提供的时钟同步的时钟。 还公开了其他实施例,包括使用提取的时钟作为相位信息,缩放,冗余等
    • 10. 发明授权
    • Method and system for updating a value of a slow register to a value of a fast register
    • 用于将慢速寄存器的值更新为快速寄存器的值的方法和系统
    • US07437587B2
    • 2008-10-14
    • US11040756
    • 2005-01-21
    • Robert G. Campbell
    • Robert G. Campbell
    • G06F1/12G06F1/00
    • G06F9/3869G06F1/14G06F9/3885
    • Embodiments of the invention relate to synchronizing registers. An embodiment includes a plurality of processing cells each includes a plurality of CPUs, which run at different frequencies and each of which has an ar.itc timer register. A CPU in the fastest cell of the plurality of cells is referred to as the fast CPU. CPUs in slower cells are referred to as slow CPUs. At predetermined time intervals, slow CPUs are provided with the ar.itc value of the fast CPU to replace the values of their ar.itc. As a result, values in the ar.itc registers are synchronized without providing negative time. Other embodiments are also disclosed.
    • 本发明的实施例涉及同步寄存器。 一个实施例包括多个处理单元,每个处理单元包括多个CPU,其以不同的频率运行,并且每个具有一个定时器寄存器。 多个单元中最快单元中的CPU被称为快速CPU。 较慢单元格中的CPU被称为缓慢的CPU。 以预定的时间间隔,缓慢的CPU提供快速CPU的ar.itc值来替换其ar.itc的值。 因此,ar.itc寄存器中的值将同步而不会提供负时间。 还公开了其他实施例。