会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • Low-voltage, very-low-power conductance mode neuron
    • 低电压,极低功率的电导模式神经元
    • US06269352B1
    • 2001-07-31
    • US09461674
    • 1999-12-14
    • Vito FabbrizioGianluca ColliAlan Kramer
    • Vito FabbrizioGianluca ColliAlan Kramer
    • G06F1518
    • G06N3/063G06N3/0635
    • A neural network including a number of synaptic weighting elements, and a neuron stage; each of the synaptic weighting elements having a respective synaptic input connection supplied with a respective input signal; and the neuron stage having inputs connected to the synaptic weighting elements, and being connected to an output of the neural network supplying a digital output signal. The accumulated weighted inputs are represented as conductances, and a conductance-mode neuron is used to apply nonlinearity and produce an output. The synaptic weighting elements are formed by memory cells programmable to different threshold voltage levels, so that each presents a respective programmable conductance; and the neuron stage provides for measuring conductance on the basis of the current through the memory cells, and for generating a binary output signal on the basis of the total conductance of the synaptic elements.
    • 包括许多突触加权元素和神经元阶段的神经网络; 每个突触加权元件具有被提供有相应输入信号的相应突触输入连接; 并且神经元级具有连接到突触加权元件的输入,并且连接到提供数字输出信号的神经网络的输出端。 累积的加权输入被表示为电导,并且使用电导模式神经元来应用非线性并产生输出。 突触加权元件由可编程为不同阈值电压电平的存储器单元形成,使得每个呈现相应的可编程电导; 并且神经元级基于通过存储器单元的电流提供测量电导,并且用于基于突触元件的总电导产生二进制输出信号。
    • 3. 再颁专利
    • Low-voltage, very-low-power conductance mode neuron
    • 低电压,极低功率的电导模式神经元
    • USRE41658E1
    • 2010-09-07
    • US10631323
    • 2003-07-31
    • Vito FabbrizioGianluca ColliAlan Kramer
    • Vito FabbrizioGianluca ColliAlan Kramer
    • G06G7/00G06N3/00G06N3/02G06E1/00G06E3/00G06F15/16
    • G06N3/063G06N3/0635
    • A neural network including a number of synaptic weighting elements, and a neuron stage; each of the synaptic weighting elements having a respective synaptic input connection supplied with a respective input signal; and the neuron stage having inputs connected to the synaptic weighting elements, and being connected to an output of the neural network supplying a digital output signal. The accumulated weighted inputs are represented as conductances, and a conductance-mode neuron is used to apply nonlinearity and produce an output. The synaptic weighting elements are formed by memory cells programmable to different threshold voltage levels, so that each presents a respective programmable conductance; and the neuron stage provides for measuring conductance on the basis of the current through the memory cells, and for generating a binary output signal on the basis of the total conductance of the synaptic elements.
    • 包括许多突触加权元素和神经元阶段的神经网络; 每个突触加权元件具有被提供有相应输入信号的相应突触输入连接; 并且神经元级具有连接到突触加权元件的输入,并且连接到提供数字输出信号的神经网络的输出端。 累积的加权输入被表示为电导,并且使用电导模式神经元来应用非线性并产生输出。 突触加权元件由可编程为不同阈值电压电平的存储器单元形成,使得每个呈现相应的可编程电导; 并且神经元级基于通过存储器单元的电流提供测量电导,并且用于基于突触元件的总电导产生二进制输出信号。
    • 6. 发明授权
    • Low-voltage, very-low-power conductance mode neuron
    • 低电压,极低功率的电导模式神经元
    • US6032140A
    • 2000-02-29
    • US731426
    • 1996-10-15
    • Vito FabbrizioGianluca ColliAlan Kramer
    • Vito FabbrizioGianluca ColliAlan Kramer
    • G06G7/60G06F15/18G06N3/06G06N3/063
    • G06N3/063G06N3/0635
    • A neural network including a number of synaptic weighting elements, and a neuron stage; each of the synaptic weighting elements having a respective synaptic input connection supplied with a respective input signal; and the neuron stage having inputs connected to the synaptic weighting elements, and being connected to an output of the neural network supplying a digital output signal. The accumulated weighted inputs are represented as conductances, and a conductance-mode neuron is used to apply nonlinearity and produce an output. The synaptic weighting elements are formed by memory cells programmable to different threshold voltage levels, so that each presents a respective programmable conductance; and the neuron stage provides for measuring conductance on the basis of the current through the memory cells, and for generating a binary output signal on the basis of the total conductance of the synaptic elements.
    • 包括许多突触加权元素和神经元阶段的神经网络; 每个突触加权元件具有被提供有相应输入信号的相应突触输入连接; 并且神经元级具有连接到突触加权元件的输入,并且连接到提供数字输出信号的神经网络的输出端。 累积的加权输入被表示为电导,并且使用电导模式神经元来应用非线性并产生输出。 突触加权元件由可编程为不同阈值电压电平的存储器单元形成,使得每个呈现相应的可编程电导; 并且神经元级基于通过存储器单元的电流提供测量电导,并且用于基于突触元件的总电导产生二进制输出信号。
    • 8. 发明授权
    • Hybrid multi-sensor biometric identification device
    • 混合多传感器生物识别装置
    • US08073204B2
    • 2011-12-06
    • US11967883
    • 2007-12-31
    • Alan KramerGiovanni Gozzini
    • Alan KramerGiovanni Gozzini
    • G06K9/00G05B19/00
    • A61B5/1172G06K9/00013
    • An improved fingerprint sensing device is provided with multiple sensing apparatus, two or more of which operating on different sensing principles. For example, a capacitive sensor may be integrally formed with an optical sensor on a single substrate. Ideally, the multiple sensing apparatus are disposed such that they may sense nearly identical portions of a fingerprint simultaneously. A primary sensor may be employed to establish the identity of a user based on a fingerprint, while a secondary sensor may be employed to establish that the fingerprint is part of a live human (anti-spoofing). Integrated light sources may be provided to drive an optical sensor. The light sources may also provide visual cues for usage, and enhance the aesthetics of the device.
    • 改进的指纹感测装置设置有多个感测装置,其中两个或更多个操作在不同的感测原理上。 例如,电容传感器可以与单个基板上的光学传感器一体地形成。 理想地,多感测装置被布置成使得它们可以同时感测指纹的几乎相同的部分。 可以使用主传感器来基于指纹建立用户的身份,而可以采用辅助传感器来确定指纹是活人(反欺骗)的一部分。 可以提供集成的光源来驱动光学传感器。 光源还可以提供用于使用的视觉提示,并且增强设备的美观性。
    • 10. 发明申请
    • ELECTROSTATIC DISCHARGE PROTECTION OF A CAPACITIVE TYPE FINGERPRINT SENSING
    • 静电放电保护电容式指纹感测
    • US20060011997A1
    • 2006-01-19
    • US11162861
    • 2005-09-27
    • Alexander KalnitskyAlan Kramer
    • Alexander KalnitskyAlan Kramer
    • H01L29/82
    • G06F3/044G06F2203/04107G06K9/00053H01L27/0248
    • A planar fingerprint pattern detecting array includes a large number of individual skin-distance sensing cells that are arranged in a row/column configuration. Each sensing cell includes an amplifier having an ungrounded input mode and an ungrounded output node. Output-to-input negative feedback that is sensitive to the fingerprint pattern is provided for each amplifier by way of (1) a first capacitor plate that is placed vertically under the upper surface of a dielectric layer and is connected to the ungrounded amplifier input node, (2) a second capacitor plate that is placed vertically under the upper surface of the dielectric layer in close horizontal spatial relation to the first capacitor plate and is connected to the ungrounded output node, and (3) an ungrounded fingertip whose fingerprint pattern is to be detected, which ungrounded fingertip is placed on the upper surface of the dielectric layer in close vertical spatial relation with the first and second capacitor plates. Electrostatic discharge protection relative to electrostatic potential that may be carried by the ungrounded fingertip is provided by placing a number of grounded metal paths within the dielectric layer to spatially surround each of the first and second capacitor plates, this being done in a manner that does not disturb the ungrounded state of the fingertip.
    • 平面指纹图案检测阵列包括以行/列配置布置的大量单独的皮肤距离感测单元。 每个感测单元包括具有不接地输入模式的放大器和未接地输出节点。 通过以下步骤为每个放大器提供对指纹图案敏感的输出到输入负反馈:(1)第一电容器板,其垂直放置在电介质层的上表面下方并连接到未接地的放大器输入节点 ,(2)第二电容器板,其垂直于电介质层的上表面放置在与第一电容器板紧密的水平空间关系上,并连接到未接地的输出节点,(3)指纹图案为未接地的指尖 要被检测到,哪个未接地的指尖被放置在与第一和第二电容器板紧密垂直空间关系的电介质层的上表面上。 通过在电介质层内放置多个接地的金属路径来空间地围绕第一和第二电容器板中的每一个来提供相对于静电电位的静电放电保护,这是通过不接地的指尖来承载的, 打扰指尖的未接地状态。