会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 4. 发明授权
    • Wireless communication apparatus and method
    • 无线通信装置及方法
    • US09088941B2
    • 2015-07-21
    • US13938248
    • 2013-07-10
    • Arvind GargSomvir DahiyaSachin JainArvind KaushikArindam Sinha
    • Arvind GargSomvir DahiyaSachin JainArvind KaushikArindam Sinha
    • H04W56/00H04L12/863
    • H04W56/001H04L47/622
    • A transmission node for use in a wireless communication network includes a first CPRI unit for transmitting auxiliary data to a second CPRI unit in the transmission node. A memory unit stores control word data of the auxiliary data. A memory write block is connected between the first CPRI unit and the memory unit for writing the control word data to the memory unit based on a first set of frame timing signals received from the first CPRI unit. A memory read and merge block is connected to the memory unit for reading the control word data stored in the memory unit based on a second set of frame timing signals, merging the control word data with IQ data, and transmitting the merged auxiliary data to the second CPRI unit.
    • 用于无线通信网络的传输节点包括用于将辅助数据发送到传输节点中的第二CPRI单元的第一CPRI单元。 存储单元存储辅助数据的控制字数据。 存储器写入块连接在第一CPRI单元和存储器单元之间,用于基于从第一CPRI单元接收的第一组帧定时信号将控制字数据写入存储器单元。 存储器读和合并块连接到存储器单元,用于基于第二组帧定时信号读取存储在存储器单元中的控制字数据,将控制字数据与IQ数据合并,并将合并的辅助数据发送到 第二个CPRI单位。
    • 10. 发明授权
    • Programmable clock divider
    • 可编程时钟分频器
    • US08829953B1
    • 2014-09-09
    • US14151790
    • 2014-01-09
    • Inayat AliSachin JainKanishka Patwal
    • Inayat AliSachin JainKanishka Patwal
    • H03K21/00H03K23/00H03K25/00H03K21/02
    • H03K21/026H03K21/10H03K23/667
    • A programmable clock divider includes first and second comparators for generating first and second signals respectively based on a count value of a counter and a frequency ratio value. First and second flip-flops delay the first and second signals by one clock cycle of the input clock signal. An active-low latch delays the second signal by half a clock cycle of the input clock signal. A multiplexer receives the delayed first and second signals at first and second input terminals respectively and the input clock signal at a select terminal, and generates a divided clock signal. The multiplexer outputs the second delayed signal when the input clock signal is at a logic high state and outputs the first delayed signal when the input clock signal is at a logic low state.
    • 可编程时钟分频器包括分别基于计数器的计数值和频率比值产生第一和第二信号的第一和第二比较器。 第一和第二触发器将第一和第二信号延迟输入时钟信号的一个时钟周期。 低电平有效锁存器将第二个信号延迟半个时钟周期的输入时钟信号。 多路复用器在第一和第二输入端分别接收延迟的第一和第二信号,并在选择端接收输入时钟信号,并产生分频时钟信号。 当输入时钟信号处于逻辑高电平状态时,多路复用器输出第二延迟信号,并在输入时钟信号处于逻辑低电平状态时输出第一延迟信号。