会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 2. 发明授权
    • Microcontroller with debug support unit
    • 带调试支持单元的微控制器
    • US06944794B2
    • 2005-09-13
    • US10057867
    • 2002-01-29
    • Toru OkabayashiKoutarou Tagawa
    • Toru OkabayashiKoutarou Tagawa
    • G06F11/28G06F11/22G06F11/36G06F15/78G06F11/00
    • G06F11/3636G06F11/3648G06F11/3656
    • The invention is the microcontroller, which comprises CPU, a bus controller, an instruction address bus of a first bit number and an instruction code bus of a second bit number, which connect between the CPU and bus controller, and, further, a debug support unit, which is connected to the instruction address bus and instruction code bus. This debug support unit is also connected to an external in-circuit emulator via a tool bus of a third bit number that is smaller than the first bit number and via a bus-status signal line that reports on the status of this tool bus. The debug support unit has a data output circuit, which, in response to the status information signal, when the branch information contains a branch, outputs the converted instruction address serially to the tool bus, and when the branch information contains no branch, outputs a branchless signal to the tool bus.
    • 本发明是微控制器,其包括CPU,总线控制器,第一位数的指令地址总线和连接在CPU和总线控制器之间的第二位数的指令代码总线,还有一个调试支持 单元,连接到指令地址总线和指令代码总线。 该调试支持单元还通过第三位数的工具总线连接到外部在线仿真器,该总线小于第一位数,并通过总线状态信号线来报告此工具总线的状态。 调试支持单元具有数据输出电路,其响应于状态信息信号,当分支信息包含分支时,将转换的指令地址串行地输出到工具总线,并且当分支信息不包含分支时,输出a 无枝信号到工具总线。
    • 3. 发明授权
    • Semiconductor integrated circuit device for optionally selecting the
correspondence between a chip-select signal and address space
    • 半导体集成电路装置,用于选择选择芯片选择信号和地址空间之间的对应关系
    • US5530818A
    • 1996-06-25
    • US87460
    • 1993-07-08
    • Koutarou Tagawa
    • Koutarou Tagawa
    • G06F12/06
    • G06F12/0653
    • A semiconductor integrated circuit device has a first unit for generating an address and supplying the address to an external device, a plurality of registers for storing predetermined data which designate an address space, a plurality of comparators, and a second unit. Each of the comparators is used to compare the address output from the first unit and the predetermined data stored in each of the registers. The second unit is used to merge a plurality of outputs of the comparators and to generate an enable signal to activate the external device, when at least one of the outputs of the comparators indicates coincidence between the address and the predetermined data. The semiconductor integrated circuit device makes it possible to activate the external device when at least one of the outputs of the comparators indicates coincidence between the address and the predetermined data.
    • 半导体集成电路器件具有用于产生地址并将地址提供给外部设备的第一单元,用于存储指定地址空间的预定数据的多个寄存器,多个比较器和第二单元。 每个比较器用于比较来自第一单元的地址输出和存储在每个寄存器中的预定数据。 第二单元用于合并比较器的多个输出,并且当比较器的输出中的至少一个指示地址和预定数据之间一致时,产生启用外部设备的使能信号。 当比较器的输出中的至少一个指示地址和预定数据之间一致时,半导体集成电路器件使得可以激活外部器件。
    • 5. 发明申请
    • Security protected circuit
    • 安全保护电路
    • US20070069012A1
    • 2007-03-29
    • US11321469
    • 2005-12-30
    • Koutarou Tagawa
    • Koutarou Tagawa
    • G06K5/00
    • G01R31/318558
    • The present invention relates to a security protected circuit in a microcomputer, and more particularly provides a security protected circuit capable of controlling whether an ICE should be used without an external terminal and for protecting security. Specifically, collation data is supplied from an ICE to a JTAG I/F and the corresponding address data of built-in memory I obtained as reference data. Then, it is determined whether both data is matched by comparing both data in a comparison circuit, and a lock mechanism is released. Even when unmatched data is equal to or less than a prescribed value, the lock mechanism is released. Thus, a lock release device which protects security can be provided without providing a special terminal for lock release.
    • 本发明涉及一种微型计算机中的安全保护电路,更具体地说,提供一种安全保护电路,其能够控制是否在没有外部终端的情况下使用ICE并且用于保护安全性。 具体地,核对数据从ICE提供给JTAG I / F以及作为参考数据获得的内置存储器I的相应地址数据。 然后,通过比较比较电路中的两个数据来确定两个数据是否匹配,并且释放锁定机制。 即使不匹配的数据等于或小于规定值,也释放锁定机构。 因此,可以提供保护安全性的锁定释放装置,而不需要提供用于锁定释放的特殊终端。
    • 7. 发明授权
    • Microcomputer with debug supporting function
    • 微电脑具有调试支持功能
    • US06922794B2
    • 2005-07-26
    • US09960519
    • 2001-09-24
    • Koutarou TagawaKouj Arai
    • Koutarou TagawaKouj Arai
    • G06F11/22G06F11/36G06F15/78G06F11/00
    • G06F11/3648
    • In the microcomputer, the debug target circuit and the debugging circuit with an interface module to the in-circuit emulator are independently supplied with drive powers. Drive power is supplied to the debug target circuit and the debugging circuit, and various debug information is set by the in-circuit emulator. Thereafter, only supply of drive power to the debug target circuit is stopped. While the various debug information is held at the debugging circuit, supply of drive power to the debug target circuit is restarted. The debugging just after power throw-in is performed based on the debug information held in the debugging circuit.
    • 在微型计算机中,调试目标电路和具有到在线仿真器的接口模块的调试电路独立提供驱动功率。 驱动电源提供给调试目标电路和调试电路,各种调试信息由在线仿真器设置。 此后,仅停止向调试目标电路提供驱动电力。 在调试电路中保持各种调试信息的同时,再次向调试对象电路供给驱动电力。 基于调试电路中保存的调试信息执行掉电后的调试。