专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20050223151A1 Bus control system for integrated circuit device with improved bus access efficiency 有权
标题翻译：集成电路设备总线控制系统，提高总线访问效率
公开(公告)号：US20050223151A1
公开(公告)日：2005-10-06
申请号：US11136417
申请日：2005-05-25
申请人： Yoshio Hirose , Hiroyuki Utsumi , Toshiaki Saruwatari
发明人： Yoshio Hirose , Hiroyuki Utsumi , Toshiaki Saruwatari
IPC分类号： G06F13/36 , G06F9/38 , G06F13/12 , G06F13/28
CPC分类号： G06F13/126 , G06F9/3879
摘要： The present invention is a command or data transfer between two integrated circuit devices (hereafter LSIs) wherein an LSI issuing a command or data (issuing side LSI) outputs a strobe signal, which indicates that a valid command or data was transmitted, to the LSI which receives the command or data (receiving side LSI), and the receiving side LSI outputs a signal, which notifies that the command processing completed (command ready signal), to the issuing side LSI. The issuing side LSI comprises a counter where a value to indicate the number of commands which the receiving side LSI can simultaneously process or simultaneously receive is loaded at initialization, wherein the counter is decremented when a command or data is issued, the counter is incremented when the ready signal is received, and issuing a command or data is inhibited when the counter becomes “0”. Therefore the issuing side LSI can issue a command or data to the receiving side LSI without confirming a busy signal from the receiving side LSI.
摘要翻译：本发明是在LSI发出命令或数据（发行侧LSI）的两个集成电路装置（以下称为LSI）之间的命令或数据传送，其将指示有效的命令或数据被发送的选通信号输出到LSI 其接收命令或数据（接收侧LSI），并且接收侧LSI将通知命令处理完成的信号（命令就绪信号）输出到发行侧LSI。发行方LSI包括计数器，其中指示接收侧LSI可以同时处理或同时接收的命令数的值在初始化时被加载，其中当发出命令或数据时计数器递减，当计数器递增时，计数器递增接收就绪信号，并且当计数器变为“0”时禁止发出命令或数据。因此，发行方LSI可以向接收侧LSI发出命令或数据，而不确认来自接收侧LSI的忙信号。

2. 发明授权

US08595562B2 Semiconductor integrated circuit, operating method of semiconductor integrated circuit, and debug system 有权
标题翻译：半导体集成电路，半导体集成电路的操作方法和调试系统
公开(公告)号：US08595562B2
公开(公告)日：2013-11-26
申请号：US13014318
申请日：2011-01-26
申请人： Takashi Sato , Toshiaki Saruwatari , Ken Ryu
发明人： Takashi Sato , Toshiaki Saruwatari , Ken Ryu
IPC分类号： G06F11/00
CPC分类号： G01R31/28 , G06F1/26 , G06F11/24 , G06F11/3024 , G06F11/3062 , G06F11/3636 , G06F11/3648
摘要： A current measurement unit measuring power supply currents each consumed in a plurality of circuit blocks of which at least one of the circuit blocks includes a processor, and outputting the measurement result as the power supply current values. A selection unit selecting at least one of the power supply current values according to selection information. A trace buffer sequentially holding the power supply current values being selected by the selection unit together with execution information of the processor, and sequentially outputting the held information. By selecting the power supply current values of the circuit blocks required for debugging according to the selection information, the number of external terminals of a semiconductor integrated circuit required for the debugging which includes tracing the power supply current values may be reduced. As a result, a chip size of the semiconductor integrated circuit with a debug function may be reduced.
摘要翻译：电流测量单元，测量在多个电路块中消耗的电源电流，其中至少一个电路块包括处理器，并输出测量结果作为电源电流值。选择单元根据选择信息选择电源电流值中的至少一个。顺序地保持由选择单元选择的电源电流值与跟随执行信息的跟踪缓冲器，并顺序地输出保持的信息。通过根据选择信息选择调试所需的电路块的电源电流值，可以减少包括跟踪电源电流值的调试所需的半导体集成电路的外部端子的数量。结果，可以减少具有调试功能的半导体集成电路的芯片尺寸。

3. 发明授权

US06963264B2 Alloy type thermal fuse and wire member for a thermal fuse element 失效
标题翻译：用于热熔丝元件的合金型热熔丝和线材
公开(公告)号：US06963264B2
公开(公告)日：2005-11-08
申请号：US10608478
申请日：2003-06-27
申请人： Miki Iwamoto , Naotaka Ikawa , Toshiaki Saruwatari , Yoshiaki Tanaka
发明人： Miki Iwamoto , Naotaka Ikawa , Toshiaki Saruwatari , Yoshiaki Tanaka
IPC分类号： C22C12/00 , C22C13/02 , C22C30/04 , H01H37/76 , H01H85/06 , H01H85/055
CPC分类号： C22C13/02 , C22C12/00 , C22C30/04 , H01H37/761 , H01H2037/768
摘要： The invention relates to an alloy type thermal fuse and a wire member for a thermal fuse element, and provides an alloy type thermal fuse in which a fuse element does not contain a harmful metal, the operating temperature is about 150° C., the dispersion of the operating temperature can be sufficiently suppressed, and the operation stability to a heat cycle can be satisfactorily assured. The thermal fuse has an alloy composition of 30 to 70% Sn, 0.3 to 20% Sb, and a balance Bi.
摘要翻译：本发明涉及一种合金型热熔丝和用于热熔丝元件的线材，并提供一种合金型热熔丝，其中熔丝元件不含有害金属，工作温度约为150℃，分散体可以充分地抑制工作温度，并且能够令人满意地确保对热循环的操作稳定性。热熔丝具有30〜70％Sn，0.3〜20％Sb，余量为Bi的合金组成。

4. 发明申请

US20050128044A1 Alloy type thermal fuse and wire member for a thermal fuse element 审中-公开
标题翻译：用于热熔丝元件的合金型热熔丝和线材
公开(公告)号：US20050128044A1
公开(公告)日：2005-06-16
申请号：US10954765
申请日：2004-09-30
申请人： Miki Iwamoto , Naotaka Ikawa , Toshiaki Saruwatari , Yoshiaki Tanaka
发明人： Miki Iwamoto , Naotaka Ikawa , Toshiaki Saruwatari , Yoshiaki Tanaka
IPC分类号： C22C28/00 , H01H37/76 , H01H85/06 , H01H85/04
CPC分类号： C22C28/00 , H01H37/761 , H01H2037/768
摘要： An alloy type thermal fuse is provided in which, although a fuse element essentially comprising an In—Sn alloy is used, shear breakage at the melting point or lower can be prevented from occurring even under long-term DC application, the operation stability to a heat cycle can be satisfactorily assured, and a process of drawing to the fuse element at a high yield can be ensured, and which has an operating temperature belonging to the range of 120 to 150° C. As a metal element for preventing long-term DC breakage which prevents the fuse element from being broken under long-term DC application, Cu is added to an In—Sn composition of 52 to 85% In and a balance Sn.
摘要翻译：提供了一种合金型热熔丝，其中，尽管使用了基本上包含In-Sn合金的熔丝元件，但是即使在长期直流施加下也可以防止在熔点或更低熔点下的剪切断裂，对可以令人满意地确保热循环，并且可以确保以高产率拉入熔丝元件的工艺，其工作温度属于120-150℃。作为防止长期使用的金属元件 DC断裂，其防止熔丝元件在长期DC施加下被破坏，Cu被添加到In-Sn组成为52至85％In且余量为Sn。

5. 发明授权

US06886072B2 Control device for semiconductor memory device and method of controlling semiconductor memory device 失效
标题翻译：半导体存储器件的控制装置及半导体存储器件的控制方法
公开(公告)号：US06886072B2
公开(公告)日：2005-04-26
申请号：US10090826
申请日：2002-03-06
申请人： Toshiaki Saruwatari , Atsushi Fujita
发明人： Toshiaki Saruwatari , Atsushi Fujita
IPC分类号： G06F12/00 , G06F12/02 , G06F13/16 , G11C7/12 , G11C11/407 , G11C11/4076 , G11C11/409
CPC分类号： G06F13/161 , G06F12/0215 , G11C7/12 , G11C11/4076
摘要： As a result of comparing an address set in an area setting register and an address shown by address information of an access request signal, if the address set in the area setting register matches the address shown by the address information, a command with auto precharge is outputted to an FCRAM, and if not, an ordinary command is outputted to the FCRAM. Thus, when an area, in which addresses to be accessed are random in many cases, is accessed, the command with auto precharge is outputted to allow the FCRAM to perform a precharge operation automatically, and when an area, in which addresses to be accessed are sequential in many cases, is accessed, the ordinary command is outputted to allow a read operation or a write operation to be performed continuously, whereby data transfer efficiency can be increased.
摘要翻译：作为比较区域设定寄存器中设定的地址和访问请求信号的地址信息所示的地址的结果，如果区域设定寄存器中设定的地址与地址信息所示的地址一致，则具有自动预充电的命令为输出到FCRAM，如果不是，则向FCRAM输出普通命令。因此，当访问在多个情况下被访问的地址是随机的区域时，输出具有自动预充电的命令，以允许FCRAM自动执行预充电操作，并且当要访问的地址在许多情况下是顺序的，被访问时，输出普通命令以允许连续执行读取操作或写入操作，从而可以提高数据传送效率。

6. 发明授权

US07349998B2 Bus control system for integrated circuit device with improved bus access efficiency 有权
标题翻译：集成电路设备总线控制系统，提高总线访问效率
公开(公告)号：US07349998B2
公开(公告)日：2008-03-25
申请号：US11136417
申请日：2005-05-25
申请人： Yoshio Hirose , Hiroyuki Utsumi , Toshiaki Saruwatari
发明人： Yoshio Hirose , Hiroyuki Utsumi , Toshiaki Saruwatari
IPC分类号： G06F3/00
CPC分类号： G06F13/126 , G06F9/3879
摘要： The present invention is a command or data transfer between two integrated circuit devices (hereafter LSIs) wherein an LSI issuing a command or data (issuing side LSI) outputs a strobe signal, which indicates that a valid command or data was transmitted, to the LSI which receives the command or data (receiving side LSI), and the receiving side LSI outputs a signal, which notifies that the command processing completed (command ready signal), to the issuing side LSI. The issuing side LSI comprises a counter where a value to indicate the number of commands which the receiving side LSI can simultaneously process or simultaneously receive is loaded at initialization, wherein the counter is decremented when a command or data is issued, the counter is incremented when the ready signal is received, and issuing a command or data is inhibited when the counter becomes “0”. Therefore the issuing side LSI can issue a command or data to the receiving side LSI without confirming a busy signal from the receiving side LSI.
摘要翻译：本发明是在LSI发出命令或数据（发行侧LSI）的两个集成电路装置（以下称为LSI）之间的命令或数据传送，其将指示有效的命令或数据被发送的选通信号输出到LSI 其接收命令或数据（接收侧LSI），并且接收侧LSI将通知命令处理完成的信号（命令就绪信号）输出到发行侧LSI。发行方LSI包括计数器，其中指示接收侧LSI可以同时处理或同时接收的命令数的值在初始化时被加载，其中当发出命令或数据时计数器递减，当计数器递增时，计数器递增接收就绪信号，并且当计数器变为“0”时禁止发出命令或数据。因此，发行方LSI可以向接收侧LSI发出命令或数据，而不确认来自接收侧LSI的忙信号。

7. 发明申请

US20070188292A1 ALLOY TYPE THERMAL FUSE AND WIRE MEMBER FOR A THERMAL FUSE ELEMENT 审中-公开
标题翻译：适用于热熔丝元件的合金型热熔丝和电线部件
公开(公告)号：US20070188292A1
公开(公告)日：2007-08-16
申请号：US11691738
申请日：2007-03-27
申请人： Miki IWAMOTO , Naotaka IKAWA , Toshiaki SARUWATARI , Yoshiaki TANAKA
发明人： Miki IWAMOTO , Naotaka IKAWA , Toshiaki SARUWATARI , Yoshiaki TANAKA
IPC分类号： H01H85/04
CPC分类号： C22C28/00 , H01H37/761 , H01H2037/768
摘要： An alloy type thermal fuse is provided in which, although a fuse element essentially comprising an In-Sn alloy is used, shear breakage at the melting point or lower can be prevented from occurring even under long-term DC application, the operation stability to a heat cycle can be satisfactorily assured, and a process of drawing to the fuse element at a high yield can be ensured, and which has an operating temperature belonging to the range of 120 to 150° C. As a metal element for preventing long-term DC breakage which prevents the fuse element from being broken under long-term DC application, Cu is added to an In-Sn composition of 52 to 85% In and a balance Sn.
摘要翻译：提供了一种合金型热熔丝，其中，尽管使用了基本上包含In-Sn合金的熔丝元件，但是即使在长期直流施加下也可以防止在熔点或更低熔点下的剪切断裂，对可以令人满意地确保热循环，并且可以确保以高产率拉入熔丝元件的工艺，其工作温度属于120-150℃。作为防止长期使用的金属元件 DC断裂，其防止熔丝元件在长期DC施加下被破坏，Cu被添加到In-Sn组成为52至85％In且余量为Sn。

8. 发明授权

US06841845B2 Alloy type thermal fuse and wire member for a thermal fuse element 失效
标题翻译：用于热熔丝元件的合金型热熔丝和线材
公开(公告)号：US06841845B2
公开(公告)日：2005-01-11
申请号：US10616087
申请日：2003-07-08
申请人： Miki Iwamoto , Naotaka Ikawa , Toshiaki Saruwatari , Yoshiaki Tanaka
发明人： Miki Iwamoto , Naotaka Ikawa , Toshiaki Saruwatari , Yoshiaki Tanaka
IPC分类号： C22C28/00 , H01H37/76 , H01H85/06 , H01L29/00 , H01H85/04
CPC分类号： C22C28/00 , H01H37/761 , H01H2037/768 , H01L2224/48091 , H01L2224/48247 , H01L2924/00014
摘要： An alloy type thermal fuse is provided in which, although a fuse element essentially comprising an In-Sn alloy is used, the operation stability to a heat cycle can be satisfactorily assured, and, even when the amount of In is large, a process of drawing to the fuse element at a high yield can be ensured, and which has an operating temperature belonging to the range of 120 to 150° C. The fuse element has an alloy composition in which 0.1 to 7 weight parts of one, or two or more metals selected from the group consisting of Ag, Au, Cu, Ni, Pd, Pt, and Sb are added to 100 weight parts of an alloy of 52 to 85% In and a balance Sn.
摘要翻译：提供了一种合金型热熔丝，其中，尽管使用了基本上包含In-Sn合金的熔丝元件，但是可以令人满意地确保对热循环的操作稳定性，并且即使当In的量大时，可以确保以高产率拉入保险丝元件，并且具有属于120至150℃范围的工作温度。熔丝元件具有合金组成，其中0.1至7重量份的一个或两个或在100重量份的合金中添加选自Ag，Au，Cu，Ni，Pd，Pt和Sb的更多的金属，并且其余为Sn。

9. 发明授权

US06775718B2 DMA control system enabling flyby transfer to synchronous memory 有权
标题翻译： DMA控制系统允许通过传输到同步存储器
公开(公告)号：US06775718B2
公开(公告)日：2004-08-10
申请号：US09933765
申请日：2001-08-22
申请人： Toshiaki Saruwatari , Atsushi Fujita
发明人： Toshiaki Saruwatari , Atsushi Fujita
IPC分类号： G06F1328
CPC分类号： G06F13/28
摘要： A direct memory access control system supplies the respective status signals indicating timings of the read data effective state or writable state between the input/output interface and memory interface, both interfaces maintain the read data effective state and writable state of the input/output memory and synchronous memory under control until the later timing comes up. Consequently, it is possible to match the read data effective timing and writable timing of the synchronous memory and input/output memory, thus making possible flyby transfer of data between both memories.
摘要翻译：直接存储器访问控制系统提供指示输入/输出接口和存储器接口之间的读取数据有效状态或可写状态的定时的相应状态信号，两个接口保持读取数据有效状态和输入/输出存储器的可写状态，以及同步存储器被控制，直到稍后的时间到来。因此，可以将同步存储器和输入/输出存储器的读取数据有效定时和可写入定时相匹配，从而使得两个存储器之间的数据可能的飞越传输。

10. 发明申请

US20110302456A1 SEMICONDUCTOR INTEGRATED CIRCUIT, OPERATING METHOD OF SEMICONDUCTOR INTEGRATED CIRCUIT, AND DEBUG SYSTEM 有权
标题翻译：半导体集成电路，半导体集成电路的工作方法和调试系统
公开(公告)号：US20110302456A1
公开(公告)日：2011-12-08
申请号：US13014318
申请日：2011-01-26
申请人： Takashi Sato , Toshiaki Saruwatari , Ken Ryu
发明人： Takashi Sato , Toshiaki Saruwatari , Ken Ryu
IPC分类号： G06F11/00 , G06F19/00
CPC分类号： G01R31/28 , G06F1/26 , G06F11/24 , G06F11/3024 , G06F11/3062 , G06F11/3636 , G06F11/3648
摘要： A current measurement unit measuring power supply currents each consumed in a plurality of circuit blocks of which at least one of the circuit blocks includes a processor, and outputting the measurement result as the power supply current values. A selection unit selecting at least one of the power supply current values according to selection information, A trace buffer sequentially holding the power supply current values being selected by the selection unit together with execution information of the processor, and sequentially outputting the held information. By selecting the power supply current values of the circuit blocks required for debugging according to the selection information, the number of external terminals of a semiconductor integrated circuit required for the debugging which includes tracing the power supply current values may be reduced. As a result, a chip size of the semiconductor integrated circuit with a debug function may be reduced.
摘要翻译：电流测量单元，测量在多个电路块中消耗的电源电流，其中至少一个电路块包括处理器，并输出测量结果作为电源电流值。选择单元根据选择信息选择电源电流值中的至少一个，顺序地保持由选择单元选择的电源电流值以及处理器的执行信息的跟踪缓冲器，并且顺序地输出保持的信息。通过根据选择信息选择调试所需的电路块的电源电流值，可以减少包括跟踪电源电流值的调试所需的半导体集成电路的外部端子的数量。结果，可以减少具有调试功能的半导体集成电路的芯片尺寸。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式