会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 3. 发明授权
    • Method of communication in a radio frequency identification system
    • 射频识别系统中的通信方法
    • US06763996B2
    • 2004-07-20
    • US09955345
    • 2001-09-18
    • Patrick L. RakersTimothy James CollinsRichard Stanley RachwalskiMichael L. Bushman
    • Patrick L. RakersTimothy James CollinsRichard Stanley RachwalskiMichael L. Bushman
    • G06F1700
    • G06K19/0723G06K7/0008
    • In accordance with the present invention, a radio frequency identification (RFID) device comprises a plurality of data fields. The RFID device transmits a data symbol from a data field, receives an acknowledgement symbol, and compares the transmitted data symbol to the received acknowledgement symbol. The RFID device repeats these steps until data transmission is complete as long as each transmitted data symbol is equivalent to a corresponding received acknowledgement symbol; otherwise, the RFID device maintains the data field from which the last data symbol was transmitted, and temporarily suspends data transmission. When the RFID receives a request for RFID devices temporarily suspended in a given data field to resume data transmission, if the given data field in the request is equivalent to the data field that was maintained, the RFID device repeats the steps above starting with the first symbol in the data field that was maintained.
    • 根据本发明,射频识别(RFID)设备包括多个数据字段。 RFID设备从数据字段发送数据符号,接收确认符号,并将发送的数据符号与接收到的确认符号进行比较。 RFID设备重复这些步骤直到数据传输完成,只要每个发送的数据符号等同于相应的接收的确认符号; 否则,RFID设备维护发送最后一个数据符号的数据字段,并暂时暂停数据传输。 当RFID接收到暂时停留在给定数据字段中的RFID设备的请求以恢复数据传输时,如果请求中的给定数据字段等同于维护的数据字段,则RFID设备重复上述步骤,从第一 在维护的数据字段中的符号。
    • 7. 发明申请
    • Linearization Technique for Mixer
    • 搅拌机线性化技术
    • US20120252396A1
    • 2012-10-04
    • US13078502
    • 2011-04-01
    • Haolu XieManish N. ShahPatrick L. Rakers
    • Haolu XieManish N. ShahPatrick L. Rakers
    • H04B1/16H03K17/16
    • H04B1/28H03D2200/0074H03D2200/0088H03K2217/0054
    • A technique for improving the linearity of a mixer is disclosed. A converter may include a mixer comprising a first metal-oxide semiconductor field-effect transistor (MOSFET) having a gate, a first conducting terminal coupled to an input of the converter, and a second conducting terminal coupled to an output of the converter, and a mixer driver having a first output coupled to the gate of the first MOSFET, the mixer driver configured to receive a local-oscillator signal having a first phase and a second phase, drive the first MOSFET off during the first phase of the local-oscillator signal, drive the first MOSFET on for a first period of time in response to a transition from the first phase of the local-oscillator signal to the second phase of the local-oscillator signal, and force the gate of the first MOSFET into a high impedance state for a second period of time during the second phase of the local-oscillator signal and after the expiration of the first period of time.
    • 公开了一种改善混频器线性度的技术。 A转换器可以包括混合器,其包括具有栅极的第一金属氧化物半导体场效应晶体管(MOSFET),耦合到转换器的输入端的第一导电端子和耦合到转换器的输出端的第二导通端子,以及 混频器驱动器,其具有耦合到第一MOSFET的栅极的第一输出,混频器驱动器被配置为接收具有第一相位和第二相位的本地振荡器信号,在本机振荡器的第一阶段期间驱动第一MOSFET关断 信号,响应于从本地振荡器信号的第一相到本地振荡器信号的第二相的转变,驱动第一MOSFET导通第一时间段,并迫使第一MOSFET的栅极变为高电平 在本地振荡器信号的第二阶段期间和在第一时间段到期之后的第二时间段的阻抗状态。
    • 8. 发明授权
    • Direct digital synthesis circuit
    • 直接数字合成电路
    • US07653678B2
    • 2010-01-26
    • US11457380
    • 2006-07-13
    • Michael L. BushmanNeal W. HollenbeckPatrick L. Rakers
    • Michael L. BushmanNeal W. HollenbeckPatrick L. Rakers
    • G06G7/16
    • G06G7/26
    • A direct digital synthesis circuit (108) includes a plurality of current sources (210, 211, 212), an output circuit (200), and a logical multiplier circuit (202). The output circuit (200) provides a synthesized waveform (164) output and includes a first (206) and second branch (208). The logical multiplier circuit (202) is operatively coupled to the plurality of current sources (210, 211, 212) and to the output circuit (200). The logical multiplier circuit (202) is operative to receive a plurality of signals. The logical multiplier circuit is also operative to selectively increase a first current flow through the first branch (206) by a determined magnitude and decrease a second current flow through the second branch (208) by the determined magnitude based on the plurality of signals. The synthesized waveform (164) is based on the first and second currents.
    • 直接数字合成电路(108)包括多个电流源(210,211,212),输出电路(200)和逻辑乘法器电路(202)。 输出电路(200)提供输出的合成波形(164),并包括第一分支(206)和第二分支(208)。 逻辑乘法器电路(202)可操作地耦合到多个电流源(210,211,212)和输出电路(200)。 逻辑乘法器电路(202)可操作以接收多个信号。 逻辑乘法器电路还可操作以选择性地将通过第一分支(206)的第一电流流过确定的幅度,并且基于多个信号减少通过第二分支(208)的确定的幅度的第二电流。 合成波形(164)基于第一和第二电流。
    • 9. 发明授权
    • Continuous-time incremental analog-to-digital converter
    • 连续时间增量模数转换器
    • US08698664B2
    • 2014-04-15
    • US13363884
    • 2012-02-01
    • Omid OliaeiPatrick L. Rakers
    • Omid OliaeiPatrick L. Rakers
    • H03M1/12
    • H03M3/45H03M3/454
    • In accordance with embodiments of the present disclosure, a continuous-time incremental analog-to-digital converter (ADC) may include a plurality of resettable integrators and a feed-in gain element. Each integrator may be configured to convert a sum of signals received at its input to a signal indicative of an integral over time of the sum of signals. The plurality of integrators may include a first-stage integrator configured to receive at its input the baseband signal and a final-stage integrator configured to produce at its output a final-stage analog signal. The plurality of integrators may be arranged in a cascade configuration such that an output of each of the plurality of integrators other than the final-stage integrator is coupled to the input of a subsequent integrator. The feed-in gain element may be coupled between the input of the first-stage integrator and the input of another integrator of the plurality of integrators.
    • 根据本公开的实施例,连续时间增量模数转换器(ADC)可以包括多个可复位积分器和馈入增益元件。 每个积分器可以被配置为将在其输入处接收的信号的和转换成指示信号总和的积分的信号。 多个积分器可以包括被配置为在其输入处接收基带信号的第一级积分器和被配置为在其输出端产生最终级模拟信号的最终级积分器。 多个积分器可以被布置成级联配置,使得除了最终级积分器之外的多个积分器中的每一个的输出耦合到后续积分器的输入。 馈入增益元件可以耦合在第一级积分器的输入端和多个积分器的另一个积分器的输入端之间。
    • 10. 发明授权
    • System and method for a multi-band transmitter
    • 多波段发射机的系统和方法
    • US08447246B2
    • 2013-05-21
    • US13207786
    • 2011-08-11
    • Omid OliaeiDavid NewmanBenjamin GilsdorfPatrick L. Rakers
    • Omid OliaeiDavid NewmanBenjamin GilsdorfPatrick L. Rakers
    • H04B1/04
    • H03D7/1441H03D7/1458H03D2200/0023H04B1/0057H04B1/0483
    • In accordance with some embodiments of the present disclosure, a multi-band transmitter comprises a plurality of band paths with each band path configured for a different frequency range. Each band path comprises a modulator configured to modulate a data signal onto a carrier signal associated with the frequency range of the band path to generate a radio frequency (RF) signal associated with the band path and frequency range of the band path. Each band path also comprises a step-down balun that includes an input coil configured to receive the RF signal from the modulator. Each band path further comprises a tuner configured to tune the input coil to the frequency range of the band path. The tuner is also configured to compensate for off-state conduction of switches of the tuner to reduce non-linear tuning effects of the balun associated with the off-state conduction.
    • 根据本公开的一些实施例,多频带发射机包括多个频带路径,每个频带路径被配置用于不同的频率范围。 每个频带路径包括被配置为将数据信号调制到与频带路径的频率范围相关联的载波信号上以产生与频带路径的频带路径和频带范围相关联的射频(RF)信号的调制器。 每个频带路径还包括降压平衡 - 不平衡变压器,其包括被配置为从调制器接收RF信号的输入线圈。 每个频带路径还包括被配置为将输入线圈调谐到频带路径的频率范围的调谐器。 调谐器还被配置为补偿调谐器的开关的截止状态传导,以减少与断开状态传导相关联的平衡 - 不平衡变换器的非线性调谐效应。