会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 5. 发明授权
    • Disarm circuit using semiconductor switch device
    • 使用半导体开关装置的解除电路
    • US06628492B2
    • 2003-09-30
    • US09854664
    • 2001-05-15
    • Naoto AkiyamaMasahiko InomataIkuhiro Tsumura
    • Naoto AkiyamaMasahiko InomataIkuhiro Tsumura
    • H02H300
    • A61N1/3931
    • The invention has an object of providing a disarm circuit using a semiconductor switch device that can secure the safety of an electrotherapy apparatus by disarming even if the control of the semiconductor switch is disabled because of some cause. Therefore, the disarm circuit is provided with a transformer, its primary side area, its secondary side area, a resistor for disarming and the semiconductor switch device. The secondary side area is characterized in that a resistor for limiting excessive current for automatically turning on the semiconductor switch device by stored electric energy is connected between a positive terminal of an electric energy storage section and the gate of the semiconductor switch device.
    • 本发明的目的是提供一种使用半导体开关装置的解除电路,该半导体开关装置即使由于某种原因禁用了半导体开关的控制而能够通过撤防来确保电疗装置的安全性。 因此,撤防电路设置有变压器,其初级侧面积,次级侧面积,用于撤防的电阻器和半导体开关装置。 二次侧区域的特征在于,用于限制用于通过存储电能自动导通半导体开关装置的过大电流的电阻器连接在电能存储部分的正极端子和半导体开关装置的栅极之间。
    • 6. 发明授权
    • Planar channel-type MOS transistor
    • 平面沟道型MOS晶体管
    • US6043546A
    • 2000-03-28
    • US50432
    • 1998-03-31
    • Naoto Akiyama
    • Naoto Akiyama
    • H01L21/28H01L21/336H01L21/8238H01L29/76H01L29/94H01L31/062H01L31/113H01L31/119
    • H01L29/665H01L21/28052H01L21/823835H01L21/823871
    • In the manufacture of a planar channel-type MOS transistor, an n-well is formed in a predetermined region of a p-type semiconductor substrate to define a p-channel transistor region in which element forming regions are located as a p-type active region and a p-type gate electrode. A p-type substrate region adjacent to the p-channel transistor region defines an n-channel transistor region in which element forming regions are located as an n-type active region and an n-type gate electrode. Titanium silicide is formed in self-alignment as an upper layer of each of the p- and n-type active regions and p- and n-type gate electrodes. A boundary of the p- and n-type gate electrodes is a nondoped region where the titanium silicide is formed in an increased thickness as compared to that of the titanium silicide formed on the remaining portion of the gate electrodes.
    • 在平面沟道型MOS晶体管的制造中,在p型半导体衬底的预定区域中形成n阱以限定其中元件形成区域位于p型激活态的p沟道晶体管区域 区域和p型栅电极。 与p沟道晶体管区域相邻的p型衬底区域限定了n沟道晶体管区域,其中元件形成区域被定位为n型有源区域和n型栅极电极。 硅化钛以自对准形式形成为p型和n型有源区以及p型和n型栅电极中的每一层的上层。 p型和n型栅电极的边界是与在栅电极的剩余部分形成的硅化钛相比增加的厚度形成硅化钛的非掺杂区域。
    • 7. 发明授权
    • Semiconductor device and method for manufacturing same
    • 半导体装置及其制造方法
    • US06403467B1
    • 2002-06-11
    • US09460997
    • 1999-12-14
    • Naoto Akiyama
    • Naoto Akiyama
    • H01L214763
    • H01L23/5226H01L2924/0002H01L2924/00
    • In a method for manufacturing a semiconductor device, a first insulation film is grown on a semiconductor substrate, a first interconnect is formed thereover, and a second insulation film is grown over the first insulation film, including the first interconnect. A first connecting via hole, disposed at an edge part of the first interconnect, and a second connecting via hole, disposed at the center part thereof, are then formed, a metal film being additionally grown on the second insulation film, after which chemical metal polishing is used to remove the metal film, over which is formed a second interconnect.
    • 在制造半导体器件的方法中,在半导体衬底上生长第一绝缘膜,在其上形成第一互连,并且在包括第一互连的第一绝缘膜上生长第二绝缘膜。 然后,形成设置在第一互连的边缘部分的第一连接通孔和设置在其中心部分的第二连接通孔,金属膜另外生长在第二绝缘膜上,之后化学金属 使用抛光来除去形成第二互连的金属膜。
    • 9. 发明授权
    • Electrotherapy apparatus and its electric energy delivering method
    • 电疗仪及其电能输送方法
    • US06947793B2
    • 2005-09-20
    • US09800788
    • 2001-03-08
    • Naoto AkiyamaMasahiko InomataIkuhiro Tsumura
    • Naoto AkiyamaMasahiko InomataIkuhiro Tsumura
    • A61N1/378A61N1/39H02J17/00A61N1/362
    • A61N1/3937A61N1/3912A61N1/3956
    • An electrotherapy apparatus for generating first and second waveforms having reversed polarities. When the waveform of the electric energy outputted from the output electrodes 112a and 112b is the positive phase, the inductor 105, electric energy storage section 104, the first switch means 101, output electrode 112a, patient 113, and the output electrode 112b are connected so that these can form the closed circuit. In the case where the waveform of the electric energy outputted from the output electrodes 112a and 112b is the negative phase, when the first switch means 101 is closed, the inductor 105 and the electric energy storage section 104 form the closed circuit, and when the first switch means 101 is opened, the inductor 105 and the electric energy storage section 104 are electrically separated, and the delivery of the electric energy to the output electrodes 112a, and 112b is conducted by the inductor 105.
    • 一种用于产生具有相反极性的第一和第二波形的电疗设备。 当从输出电极112a和112b输出的电能的波形为正相时,电感器105,电能存储部分104,第一开关装置101,输出电极112a,患者113和输出电极 112b被连接,使得它们可以形成闭合电路。 在从输出电极112a和112b输出的电能的波形为负相的情况下,当第一开关装置101闭合时,电感器105和电能存储部分104形成闭合电路,并且 当第一开关装置101打开时,电感器105和电能存储部分104被电分离,并且电能到输出电极112a和112b的传送由电感器105传导。
    • 10. 发明授权
    • Semiconductor switch driving circuit
    • 半导体开关驱动电路
    • US06836161B2
    • 2004-12-28
    • US09813978
    • 2001-03-22
    • Naoto AkiyamaMasahiko InomataIkuhiro Tsumura
    • Naoto AkiyamaMasahiko InomataIkuhiro Tsumura
    • H03K300
    • H03K17/0406H03K17/107H03K17/691H03K17/785
    • To provide a semiconductor switch driving circuit in which a stable conducting state and a non-conducting state can be kept, the high-speed switching operation is enabled, a lag of switching timing is minimized and which has a simple circuit, the semiconductor switch driving circuit for driving a semiconductor switch in which multistage switching devices (IGBT) are connected includes a transformer, a primary side and a secondary side and is configured so that voltage between the gate and the emitter of a switching device can be continuously kept positive, voltage between the gate and the emitter can be continuously kept negative, voltage between the gate and the emitter is alternately switched to positive voltage or negative voltage.
    • 为了提供能够保持稳定的导通状态和非导通状态的半导体开关驱动电路,能够进行高速开关动作,切换定时的滞后最小化,电路简单,半导体开关驱动 用于驱动其中连接有多级开关器件(IGBT)的半导体开关的电路包括变压器,初级侧和次级侧,并且被配置为使得开关器件的栅极和发射极之间的电压可以连续保持为正,电压 在栅极和发射极之间可以连续保持负极,栅极和发射极之间的电压交替切换到正电压或负电压。