会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 3. 发明申请
    • ATOMIC WRITE AND READ MICROPROCESSOR INSTRUCTIONS
    • 原子写入和阅读微处理器说明书
    • WO2014102646A1
    • 2014-07-03
    • PCT/IB2013/060888
    • 2013-12-12
    • TELEFONAKTIEBOLAGET L M ERICSSON (PUBL)
    • GEWIRTZ, EvanHATHAWAY, RobertHO, EdwardMEIER, Stephan
    • G06F9/30G06F9/38G06F15/78
    • G06F9/52G06F9/3004G06F9/3834
    • Methods and apparatus for performing an atomic hardware operation (HWOP) instruction. According to a method in a computer processor coupled to a memory, the method includes fetching, decoding, and executing the atomic HWOP instruction. The instruction includes a source operand indicating a source location and a destination operand indicating a destination location, wherein each of the source location and the destination location is either a register of the computer processor or an address of the memory. Executing the atomic HWOP instruction includes sending a message to an external agent to cause the external agent to atomically access a set of one or more memory locations of the memory based upon a value stored at the source location, and return a result obtained from said atomic access of the set of memory locations to the destination location. The external agent is external to the computer processor.
    • 用于执行原子硬件操作(HWOP)指令的方法和装置。 根据耦合到存储器的计算机处理器中的方法,该方法包括获取,解码和执行原子HWOP指令。 指令包括指示源位置的源操作数和指示目的地位置的目的地操作数,其中源位置和目的地位置中的每一个是计算机处理器的寄存器或存储器的地址。 执行原子HWOP指令包括向外部代理发送消息以使得外部代理基于存储在源位置处的值来原子访问存储器的一个或多个存储器位置的集合,并且返回从所述原子获得的结果 将存储器位置集合存取到目标位置。 外部代理在计算机处理器外部。
    • 6. 发明申请
    • ACKNOWLEDGEMENT FORWARDING
    • 致谢
    • WO2014102664A1
    • 2014-07-03
    • PCT/IB2013/061049
    • 2013-12-17
    • TELEFONAKTIEBOLAGET L M ERICSSON (PUBL)
    • FENG, MichaelHO, EdwardCHEN, Edmund, G.HATHAWAY, Robert
    • H04L12/931G06F15/167
    • G06F9/38H04L49/00H04L49/1546
    • A method for processing data packets in a pipeline and executed by a network processor. The pipeline includes a plurality of logical blocks, each logical block configured to process one stage of the pipeline. Each data packet includes a descriptor and a data. The network processor is coupled to a resource for storing the data. The method reduces latency and enables non-blocking processing of data packets by forwarding a unique identification of a write request from a first logical block to a subsequent second logical block in the pipeline, the write request to modify the data in the resource. The method includes receiving the descriptor for processing at the first logical block, generating the write request and the unique identification for the write request, transmitting the write request to the resource, and transmitting the unique identification towards the second logical block before an acknowledgement is returned by the resource.
    • 一种用于处理流水线中并由网络处理器执行的数据分组的方法。 流水线包括多个逻辑块,每个逻辑块被配置为处理流水线的一个级。 每个数据包包括描述符和数据。 网络处理器耦合到用于存储数据的资源。 该方法通过将写请求的唯一标识从第一逻辑块转发到流水线中的后续第二逻辑块,从而减少等待时间并且使得能够对数据分组进行非阻塞处理,该写入请求修改资源中的数据。 该方法包括在第一逻辑块处接收用于处理的描述符,产生用于写入请求的写入请求和唯一标识,向该资源发送写入请求,以及在返回确认之前向第二逻辑块发送该唯一标识。 由资源。
    • 7. 发明申请
    • JOB HOMING
    • 工作喜事
    • WO2014102649A1
    • 2014-07-03
    • PCT/IB2013/060891
    • 2013-12-12
    • TELEFONAKTIEBOLAGET L M ERICSSON (PUBL)
    • FENG, MichaelCHEN, Edmund G.ALLEYNE, BrianHO, Edward
    • H04L12/933
    • G06F9/5027G06F9/30036G06F9/3885H04L45/06H04L45/122H04L45/74H04L47/2475H04L47/2483H04L47/6295H04L47/70H04L49/9047
    • A method executed by a controller of a plurality of processing elements to reduce processing time of a data packet in a network element. The processing elements are arranged in a matrix. Each processing element has a point to point connection with each adjacent processing element, known as a hop. Each processing element also includes a separate processing element storage. The data packet includes a data and a descriptor, the data being transmitted to a first processing element for storage before the descriptor is received by the controller, and the data being processed after the descriptor is received. The method includes receiving the descriptor at the controller, determining that the first processing element does not have an available resource for processing the data, determining a second processing element based on a least number of hops to the first processing element, and transmitting the descriptor to the second processing element.
    • 一种由多个处理单元的控制器执行以减少网络单元中的数据分组的处理时间的方法。 处理元件以矩阵形式排列。 每个处理元件具有与每个相邻处理元件的点对点连接,称为跳跃。 每个处理元件还包括单独的处理元件存储。 数据分组包括数据和描述符,在由控制器接收到描述符之前,将数据发送到第一处理元件用于存储,并且在接收到描述符之后正在处理的数据。 该方法包括在控制器处接收描述符,确定第一处理单元不具有用于处理数据的可用资源,基于对第一处理单元的跳数的最小数量确定第二处理单元,并将该描述符发送到 第二处理元件。