会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • Output circuit and semiconductor integrated circuit device
    • 输出电路和半导体集成电路器件
    • US5434526A
    • 1995-07-18
    • US284291
    • 1994-08-02
    • Syouichi TanigashiraFumitaka Asami
    • Syouichi TanigashiraFumitaka Asami
    • H01L27/092H01L21/8238H03K17/687H03K19/00H03K19/003H03K19/0175H03K19/094H03K17/16
    • H03K19/0013H03K19/00315H03K19/00361H03K2217/0018
    • The present invention relates to an output circuit and a semiconductor integrated circuit. It is an object of the present invention to cut off a passage of a current through a forward parasitic diode of a transistor connected to a power supply line and a ground line at a time of suspension of output operation of the relevant circuit, and to raise an output high level to the utmost and lower an output low level to the utmost at time of normal output operation. A complementary MOS high impedance output circuit composed of a first field effect transistor and a second field effect transistor is structured so as to include provision of a third field effect transistor for controlling one of a state of a backgate of the first field effect transistor and a state of a backgate of the second field effect transistor and also to include provision of a fourth field effect transistor for controlling one of the state of the backgate of the first and second field effect transistor complementarily to the control of the state of the backgate of the third field effect transistor.
    • 本发明涉及输出电路和半导体集成电路。 本发明的目的是在暂停相关电路的输出操作时切断与连接到电源线和接地线的晶体管的正向寄生二极管的电流通过,并且提高 在正常输出操作时最大限度地输出高电平并将输出低电平降至最低。 构成由第一场效应晶体管和第二场效应晶体管组成的互补MOS高阻抗输出电路,以便包括提供第三场效应晶体管,用于控制第一场效应晶体管的背栅的状态和 第二场效应晶体管的背栅的状态,还包括提供第四场效应晶体管,用于与第一和第二场效应晶体管的背栅的状态的控制互补地控制第一和第二场效应晶体管的背栅的状态之一 第三场效应晶体管。