专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US06298367B1 Floating point addition pipeline including extreme value, comparison and accumulate functions 失效
标题翻译：浮点附加流水线包括极值，比较和累加功能
公开(公告)号：US06298367B1
公开(公告)日：2001-10-02
申请号：US09055916
申请日：1998-04-06
申请人： Stuart F. Oberman , Norbert Juffa , Fred Weber , Krishnan Ramani , Ravi Krishna
发明人： Stuart F. Oberman , Norbert Juffa , Fred Weber , Krishnan Ramani , Ravi Krishna
IPC分类号： G06F738
CPC分类号： G06F7/483 , G06F9/30014 , G06F9/30021 , G06F9/30036 , H03M7/24
摘要： A multimedia execution unit configured to perform vectored floating point and integer instructions. The execution unit may include an add/subtract pipeline having far and close data paths. The far path is configured to handle effective addition operations and effective subtraction operations for operands having an absolute exponent difference greater than one. The close path is configured to handle effective subtraction operations for operands having an absolute exponent difference less than or equal to one. The close path is configured to generate two output values, wherein one output value is the first input operand plus an inverted version of the second input operand, while the second output value is equal to the first output value plus one. Selection of the first or second output value in the close path effectuates the round-to-nearest operation for the output of the adder. The execution unit may be configured to perform vectored addition and subtraction, integer/floating point conversion, reverse subtraction, accumulate, extreme value (minimum/maximum), and comparison instructions.
摘要翻译：多媒体执行单元被配置为执行矢量的浮点和整数指令。执行单元可以包括具有远近数据路径的加法/减法流水线。远程路径被配置为处理具有大于1的绝对指数差的操作数的有效加法运算和有效减法运算。关闭路径被配置为处理具有小于或等于1的绝对指数差的操作数的有效减法操作。关闭路径被配置为生成两个输出值，其中一个输出值是第一输入操作数加上第二输入操作数的反转版本，而第二输出值等于第一输出值加1。在闭合路径中选择第一或第二输出值对加法器的输出实现了舍入到最近的运算。执行单元可以被配置为执行向量加法和减法，整数/浮点转换，反向减法，累加，极值（最小/最大）和比较指令。

2. 发明授权

US06397239B2 Floating point addition pipeline including extreme value, comparison and accumulate functions 有权
标题翻译：浮点附加流水线包括极值，比较和累加功能
公开(公告)号：US06397239B2
公开(公告)日：2002-05-28
申请号：US09778352
申请日：2001-02-06
申请人： Stuart F. Oberman , Norbert Juffa , Fred Weber , Krishnan Ramani , Ravi Krishna Cherukuri
发明人： Stuart F. Oberman , Norbert Juffa , Fred Weber , Krishnan Ramani , Ravi Krishna Cherukuri
IPC分类号： G06F742
CPC分类号： G06F7/483 , G06F9/30014 , G06F9/30021 , G06F9/30036 , H03M7/24
摘要： A multimedia execution unit configured to perform vectored floating point and integer instructions. The execution unit may include an add/subtract pipeline having far and close data paths. The far path is configured to handle effective addition operations and effective subtraction operations for operands having an absolute exponent difference greater than one. The close path is configured to handle effective subtraction operations for operands having an absolute exponent difference less than or equal to one. The close path is configured to generate two output values, wherein one output value is the first input operand plus an inverted version of the second input operand, while the second output value is equal to the first output value plus one. Selection of the first or second output value in the close path effectuates the round-to-nearest operation for the output of the adder.
摘要翻译：多媒体执行单元被配置为执行矢量的浮点和整数指令。执行单元可以包括具有远近数据路径的加法/减法流水线。远程路径被配置为处理具有大于1的绝对指数差的操作数的有效加法运算和有效减法运算。关闭路径被配置为处理具有小于或等于1的绝对指数差的操作数的有效减法操作。关闭路径被配置为生成两个输出值，其中一个输出值是第一输入操作数加上第二输入操作数的反转版本，而第二输出值等于第一输出值加1。在闭合路径中选择第一或第二输出值对加法器的输出实现了舍入到最近的运算。

3. 发明授权

US6115732A Method and apparatus for compressing intermediate products 失效
标题翻译：用于压缩中间产品的方法和装置
公开(公告)号：US6115732A
公开(公告)日：2000-09-05
申请号：US75418
申请日：1998-05-08
申请人： Stuart F. Oberman , Norbert Juffa , Fred Weber
发明人： Stuart F. Oberman , Norbert Juffa , Fred Weber
IPC分类号： G06F7/52 , G06F7/533 , G06F7/544 , G06F9/318 , G06F9/38 , G06F17/16
CPC分类号： G06F7/53 , G06F17/16 , G06F7/5443 , G06F9/30036 , G06F9/3017 , G06F9/3804 , G06F9/3885 , G06F2207/3828 , G06F7/4991 , G06F7/49936 , G06F7/49963 , G06F7/49994 , G06F7/5338
摘要： A processor capable of efficiently performing iterative calculations is disclosed. The processor comprises a multiplier that is configured to perform iterative multiplication operations to evaluate constant powers of an operand such as the reciprocal and reciprocal square root. Intermediate products that are formed are compressed and decompressed to reduce interim storage requirements. The intermediate products may be rounded and normalized in two paths, one assuming an overflow will occur, and then compressed and stored for use in the next iteration.
摘要翻译：公开了能够有效执行迭代计算的处理器。处理器包括乘法器，其被配置为执行迭代乘法运算以评估诸如倒数和倒数平方根的操作数的恒定功率。形成的中间产品被压缩和减压以减少临时存储要求。中间产品可以在两个路径中进行舍入和归一化，一个假设将发生溢出，然后压缩并存储以用于下一次迭代。

4. 发明授权

US6115733A Method and apparatus for calculating reciprocals and reciprocal square roots 失效
标题翻译：用于计算倒数和倒数平方根的方法和装置
公开(公告)号：US6115733A
公开(公告)日：2000-09-05
申请号：US74826
申请日：1998-05-08
申请人： Stuart F. Oberman , Norbert Juffa , Fred Weber
发明人： Stuart F. Oberman , Norbert Juffa , Fred Weber
IPC分类号： G06F7/50 , G06F7/52 , G06F7/533 , G06F7/544 , G06F9/30 , G06F9/302 , G06F9/318 , G06F9/38 , G06F17/16 , H03M7/24 , G06F7/552
CPC分类号： G06F7/53 , G06F17/16 , G06F7/509 , G06F7/5443 , G06F9/30014 , G06F9/30021 , G06F9/30036 , G06F9/3017 , G06F9/3804 , G06F9/3885 , H03M7/24 , G06F2207/3828 , G06F7/4991 , G06F7/49936 , G06F7/49963 , G06F7/49994 , G06F7/5338
摘要： A processor capable of efficiently evaluating constant powers of an operand such as the reciprocal and reciprocal square root is disclosed. The processor comprises a multiplier that is configured to perform iterative multiplication operations to evaluate constant powers of an operand such as the reciprocal and reciprocal square root. Intermediate products that are formed may be rounded and normalized in two paths, one assuming an overflow will occur, and then compressed and stored for use in the next iteration. The processor comprises a multiplier capable of performing signed and unsigned scalar and vector multiplication is disclosed. The multiplier may performing rounded by adding a rounding constant.
摘要翻译：公开了一种能够有效地评估诸如倒数和倒数平方根之类的操作数的恒定功率的处理器。处理器包括乘法器，其被配置为执行迭代乘法运算以评估诸如倒数和倒数平方根的操作数的恒定功率。形成的中间产品可以在两个路径中进行舍入和归一化，一个假定将发生溢出，然后压缩并存储以供下一次迭代使用。该处理器包括能够执行有符号和无符号标量和向量乘法的乘法器。乘法器可以通过添加舍入常数进行舍入。

5. 发明授权

US6134574A Method and apparatus for achieving higher frequencies of exactly rounded results 失效
标题翻译：用于实现更高频率的精确圆整结果的方法和装置
公开(公告)号：US6134574A
公开(公告)日：2000-10-17
申请号：US75073
申请日：1998-05-08
申请人： Stuart F. Oberman , Norbert Juffa , Fred Weber
发明人： Stuart F. Oberman , Norbert Juffa , Fred Weber
IPC分类号： G06F7/52 , G06F7/533 , G06F7/544 , G06F9/318 , G06F9/38 , G06F17/16 , G06F7/552
CPC分类号： G06F7/53 , G06F17/16 , G06F7/5443 , G06F9/30036 , G06F9/3017 , G06F9/3804 , G06F9/3885 , G06F2207/3828 , G06F7/4991 , G06F7/49936 , G06F7/49963 , G06F7/49994 , G06F7/5338
摘要： A multiplier configured to obtain higher frequencies of exactly rounded results by adding an adjustment constant to intermediate products generated during iterative multiplication operations is disclosed. One such iterative multiplication operation is the Newton-Raphson iteration, which may be utilized by the multiplier to perform reciprocal calculations and reciprocal square root calculations. For each iteration, the results converge toward an infinitely precise result. To improve the frequency of the exactly rounded result, the results of the iterative calculations may be studied for a large number of differing input operands to determine the best suited value for the adjustment constant. The multiplier may also be configured to perform scalar and packed vector multiplication using the same hardware.
摘要翻译：公开了一种乘法器，其被配置为通过向迭代乘法运算中产生的中间乘积增加一个调整常数来获得更高频率的精确舍入结果。一个这样的迭代乘法运算是牛顿 - 拉夫逊迭代，乘法运算可以用来进行相互计算和相互平方根计算。对于每次迭代，结果趋向于无限精确的结果。为了提高精确舍入结果的频率，可以针对大量不同的输入操作数来研究迭代计算的结果，以确定调整常数的最佳值。乘法器还可以被配置为使用相同的硬件执行标量和压缩向量乘法。

6. 发明授权

US06370637B1 Optimized allocation of multi-pipeline executable and specific pipeline executable instructions to execution pipelines based on criteria 有权
标题翻译：根据标准优化多管道可执行和特定管道可执行指令的分配到执行管道
公开(公告)号：US06370637B1
公开(公告)日：2002-04-09
申请号：US09370789
申请日：1999-08-05
申请人： Stephan G. Meier , Norbert Juffa , Frederick D. Weber , Stuart F. Oberman
发明人： Stephan G. Meier , Norbert Juffa , Frederick D. Weber , Stuart F. Oberman
IPC分类号： G06F938
CPC分类号： G06F9/30032 , G06F9/30192 , G06F9/3836 , G06F9/384 , G06F9/3855 , G06F9/3857
摘要： A microprocessor with a floating point unit configured to efficiently allocate multi-pipeline executable instructions is disclosed. Multi-pipeline executable instructions are instructions that are not forced to execute in a particular type of execution pipe. For example, junk ops are multi-pipeline executable. A junk op is an instruction that is executed at an early stage of the floating point unit's pipeline (e.g., during register rename), but still passes through an execution pipeline for exception checking. Junk ops are not limited to a particular execution pipeline, but instead may pass through any of the microprocessor's execution pipelines in the floating point unit. Multi-pipeline executable instructions are allocated on a per-clock cycle basis using a number of different criteria. For example, the allocation may vary depending upon the number of multi-pipeline executable instructions received by the floating point unit in a single clock cycle.
摘要翻译：公开了一种具有配置成有效地分配多流水线可执行指令的浮点单元的微处理器。多管道可执行指令是不强制在特定类型执行管道中执行的指令。例如，垃圾操作是多管道可执行的。垃圾操作是在浮点单元的流水线的早期执行的指令（例如，在寄存器重命名期间），但是仍然通过用于异常检查的执行管线。垃圾操作不限于特定的执行管道，而是可以通过浮点单元中的任何一个微处理器的执行流水线。使用许多不同的标准，在每个时钟周期的基础上分配多流水线可执行指令。例如，分配可以根据浮点单元在单个时钟周期中接收的多流水线可执行指令的数量而变化。

7. 发明授权

US06425074B1 Method and apparatus for rapid execution of FCOM and FSTSW 有权
标题翻译：用于快速执行FCOM和FSTSW的方法和装置
公开(公告)号：US06425074B1
公开(公告)日：2002-07-23
申请号：US09393524
申请日：1999-09-10
申请人： Stephan G. Meier , Norbert Juffa , Frederick D. Weber , Stuart F. Oberman
发明人： Stephan G. Meier , Norbert Juffa , Frederick D. Weber , Stuart F. Oberman
IPC分类号： G06F9302
CPC分类号： G06F9/30021 , G06F9/30094 , G06F9/30101 , G06F9/3017 , G06F9/3836 , G06F9/384 , G06F9/3855 , G06F9/3857 , G06F9/3859
摘要： A microprocessor configured to rapidly execute floating point store status word (FSTSW) type instructions that are immediately preceded by floating point compare (FCOM) type instructions is disclosed. FCOM-type instructions are modified to store their results to an architectural floating point status word and a temporary destination register. If an FSTSW-type instruction is detected immediately following an FCOM-type instruction, then the FSTSW-type instruction is transformed into a special fast floating point store status word (FSTSWEF) instruction. Unlike the FSTSW-type instruction, which is serializing and negatively impacts performance, the FSTSWEF instruction is not serializing and allows execution to continue without undue serialization. A computer system and method for rapidly executing FSTSW instructions immediately preceded by FCOM-type instructions are also disclosed.
摘要翻译：公开了一种被配置为快速执行浮点比较（FCOM）类型指令之前的浮点存储状态字（FSTSW）类型指令的微处理器。修改FCOM类型的指令以将其结果存储到架构浮点状态字和临时目标寄存器。如果在FCOM型指令之后立即检测到FSTSW型指令，则FSTSW型指令被转换为特殊的快速浮点存储状态字（FSTSWEF）指令。与串行化和负面影响性能的FSTSW型指令不同，FSTSWEF指令不是序列化的，允许执行继续，而不会过多的序列化。还公开了一种用于在紧接在FCOM型指令之前快速执行FSTSW指令的计算机系统和方法。

8. 发明授权

US06256653B1 Multi-function bipartite look-up table 失效
标题翻译：多功能二分查询表
公开(公告)号：US06256653B1
公开(公告)日：2001-07-03
申请号：US09015084
申请日：1998-01-29
申请人： Norbert Juffa , Stuart F. Oberman
发明人： Norbert Juffa , Stuart F. Oberman
IPC分类号： G06F102
CPC分类号： G06F7/53 , G06F7/483 , G06F7/4991 , G06F7/49936 , G06F7/49963 , G06F7/49994 , G06F7/509 , G06F7/5338 , G06F7/5443 , G06F9/30014 , G06F9/30021 , G06F9/3017 , G06F9/3804 , G06F9/3885 , G06F17/16 , G06F2207/3828 , H03M7/24
摘要： A multi-function look-up table for determining output values for predetermined ranges of a first mathematical function and a second mathematical function. In one embodiment, the multi-function look-up table is a bipartite look-up table including a first plurality of storage locations and a second plurality of storage locations. The first plurality of storage locations store base values for the first and second mathematical functions. Each base value is an output value (for either the first or second function) corresponding to an input region which includes the look-up table input value. The second plurality of storage locations, on the other hand, store difference values for both the first and second mathematical functions. These difference values are used for linear interpolation in conjunction with a corresponding base value in order to generate a look-up table output value. The multi-function look-up table further includes an address control unit coupled to receive a first input value and a signal which indicates whether an output value is to be generated for the first or second mathematical function. The address control unit then generates a first address value from these signals which is in turn conveyed to the first and second plurality of storage locations. In response to receiving the first address value, the first and second plurality of storage locations are configured to output a first base value and a first difference value, respectively. The first base value and first difference value are then conveyed to an output unit configured to generate a look-up table output value from the two values.
摘要翻译：一种用于确定第一数学函数和第二数学函数的预定范围的输出值的多功能查找表。在一个实施例中，多功能查找表是包括第一多个存储位置和第二多个存储位置的二分查找表。第一多个存储位置存储第一和第二数学函数的基值。每个基值是对应于包括查找表输入值的输入区域的输出值（对于第一或第二函数）。另一方面，第二多个存储位置存储第一和第二数学函数的差值。这些差值用于与对应的基值相结合的线性插值，以产生查询表输出值。多功能查找表还包括地址控制单元，其被耦合以接收第一输入值和指示是否为第一或第二数学函数生成输出值的信号。地址控制单元然后从这些信号产生一个第一地址值，该第一地址值又被传送到第一和第二多个存储位置。响应于接收到第一地址值，第一和第二多个存储位置被配置为分别输出第一基值和第一差值。然后将第一基值和第一差分值传送到被配置为从两个值生成查找表输出值的输出单元。

9. 发明授权

US06223192B1 Bipartite look-up table with output values having minimized absolute error 失效
标题翻译：输出值为绝对误差最小的双向查找表
公开(公告)号：US06223192B1
公开(公告)日：2001-04-24
申请号：US09098482
申请日：1998-06-16
申请人： Stuart F. Oberman , Norbert Juffa
发明人： Stuart F. Oberman , Norbert Juffa
IPC分类号： G06F102
CPC分类号： G06F7/53 , G06F7/4991 , G06F7/49936 , G06F7/49963 , G06F7/49994 , G06F7/5338 , G06F7/5443 , G06F9/30014 , G06F9/30021 , G06F9/30036 , G06F9/3017 , G06F9/3804 , G06F9/3885 , G06F17/16 , G06F2207/3828 , H03M7/24
摘要： A method for generating entries for a bipartite look-up table having base and difference table portions. In one embodiment, these entries are usable to form output values for a mathematical function, f(x), in response to receiving corresponding input values within a predetermined input range. The method first comprises partitioning the input range into I intervals, J subintervals/interval, and K sub-subintervals/subinterval. For a given interval M, the method includes generating K difference table entries and J base table entries. Each of the K difference table entries corresponds to a particular group of sub-subintervals within interval M, each of which has the same relative position within their respective subintervals. Each difference table entry is computed by averaging difference values for the sub-subintervals included in a corresponding group N. Each difference value which makes up this average is equal to f(X1)−f(X2), where X1 is the midpoint of the sub-subinterval within group N, and X2 is the midpoint of a predetermined reference sub-subinterval within the same subinterval as X1. Each of these midpoints is calculated such that maximum absolute error is minimized for all possible input values in the sub-subinterval. Each of the J base table entries, on the other hand, corresponds to a subinterval within interval M. Each entry is equal to f(X2)+adjust, where X2 is the midpoint of the reference sub-subinterval of the subinterval corresponding to the base table entry. The adjust value is calculated so that error introduced by the averaging of the difference table entries is evenly distributed over the entire subinterval.
摘要翻译：一种用于为具有基准和差分表部分的二分查找表生成条目的方法。在一个实施例中，响应于在预定输入范围内接收对应的输入值，这些条目可用于形成数学函数f（x）的输出值。该方法首先包括将输入范围分为I个间隔，J个子间隔/间隔和K个子间隔/子间隔。对于给定的间隔M，该方法包括生成K个差表表项和J个基表项。 K个差异表条目中的每一个对应于间隔M内的特定的子子区间组，每个子区间在它们各自的子区间内具有相同的相对位置。通过对包括在对应组N中的子子间隔的差分值进行平均来计算每个差分表项。构成该平均值的每个差值等于f（X1）-f（X2），其中X1是在组N内的子子间隔，X2是与X1相同的子间隔内的预定参考子子间隔的中点。计算这些中点中的每一个，使得对子子区间中的所有可能输入值的最大绝对误差最小化。另一方面，每个J基表条目对应于间隔M内的子间隔。每个条目等于f（X2）+调整，其中X2是对应于子帧的子间隔的参考子子间隔的中点基表项。计算调整值，使得通过差表表项的平均引入的误差在整个子间隔上均匀分布。

10. 发明授权

US08860741B1 Graphics processor with memory management unit and cache coherent link 有权
标题翻译：具有内存管理单元和缓存一致链接的图形处理器
公开(公告)号：US08860741B1
公开(公告)日：2014-10-14
申请号：US11608436
申请日：2006-12-08
申请人： Norbert Juffa , Stuart F. Oberman
发明人： Norbert Juffa , Stuart F. Oberman
IPC分类号： G09G5/36
CPC分类号： G09G5/36 , G06F9/50 , G06F12/0831 , G06F2212/302 , G09G5/363
摘要： In contrast to a conventional computing system in which the graphics processor (graphics processing unit or GPU) is treated as a slave to one or several CPUs, systems and methods are provided that allow the GPU to be treated as a central processing unit (CPU) from the perspective of the operating system. The GPU can access a memory space shared by other CPUs in the computing system. Caches utilized by the GPU may be coherent with caches utilized by other CPUs in the computing system. The GPU may share execution of general-purpose computations with other CPUs in the computing system.
摘要翻译：与将图形处理器（图形处理单元或GPU）视为一个或多个CPU的从属设备的常规计算系统相反，提供允许GPU被视为中央处理单元（CPU）的系统和方法，从操作系统的角度。 GPU可以访问计算系统中其他CPU共享的内存空间。 GPU使用的高速缓存可能与计算系统中其他CPU所使用的高速缓存一致。 GPU可能与计算系统中的其他CPU共享通用计算的执行。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式