专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US5978206A Stacked-fringe integrated circuit capacitors 失效
标题翻译：堆叠边缘集成电路电容器
公开(公告)号：US5978206A
公开(公告)日：1999-11-02
申请号：US940847
申请日：1997-09-30
申请人： Ken A. Nishimura , Scott D. Willingham , William J. McFarland
发明人： Ken A. Nishimura , Scott D. Willingham , William J. McFarland
IPC分类号： H01G4/33 , H01L21/02 , H01L21/822 , H01L23/522 , H01L27/04 , H01L27/08 , H01L29/92 , H01G4/005 , H01G4/228
CPC分类号： H01L27/0805 , H01L23/5223 , H01L28/82 , H01L2924/0002
摘要： A capacitor that is adapted for construction over a substrate in the metal interconnect layers provided by conventional integrated circuit processes. The capacitor includes a first conducting layer separated from the substrate by a first dielectric layer and a second conducting layer separated from the first conduction layer by a second dielectric layer. The second conducting layer is divided into a plurality of electrically isolated conductors in an ordered array. Every other one of the conductors is connected to a first terminal, and the remaining conductors are connected to a second terminal. The first conducting layer includes at least one conductor which is connected to the first terminal. In one embodiment of the invention, the first conducting layer also includes a plurality of electrically isolated conductors in an ordered array, every other one of the conductors being connected to the first terminal and the remaining conductors being connected the second terminal.
摘要翻译：适用于通过常规集成电路工艺提供的金属互连层中的衬底上的结构的电容器。电容器包括通过第一电介质层与衬底分离的第一导电层和通过第二电介质层与第一导电层分离的第二导电层。第二导电层被分成多个以有序阵列的电绝缘导体。导体中的每一根连接到第一端子，其余的导体连接到第二端子。第一导电层包括连接到第一端子的至少一个导体。在本发明的一个实施例中，第一导电层还包括有序阵列中的多个电绝缘导体，每个导体中的每一个连接到第一端子，其余的导体与第二端子连接。

2. 发明授权

US5952853A Method for extending the output range of pulse-width based phase detectors 失效
标题翻译：扩展基于脉冲宽度的相位检测器的输出范围的方法
公开(公告)号：US5952853A
公开(公告)日：1999-09-14
申请号：US997148
申请日：1997-12-23
申请人： Scott D. Willingham , William J. McFarland
发明人： Scott D. Willingham , William J. McFarland
IPC分类号： G01R25/00 , H03D13/00 , H03K5/26 , H03L7/081 , H03L7/085 , H03L7/089
CPC分类号： G01R25/00 , H03D13/004 , H03L7/081 , H03L7/089
摘要： A circuit for generating a signal that is proportional to the phase difference between a reference signal and a variable frequency signal. The circuit includes a reference generating circuit for generating N phase shifted reference signals from the reference signal. Each of the phase shifted reference signals has the same frequency and a different phase. The phase of the n.sup.th one of the phase shifted reference signals is equal to 360n/N degrees, where N>1 and n runs from 0 to N-1. A phase detection circuit generates a phase output signal proportional to the phase difference between the variable frequency signal and the phase shifted reference signal currently being outputted by the reference generating circuit. The phase output signal has value of I when the output signal corresponds to a phase difference of 360/N degrees. An overflow detection circuit determines when the phase output signal has an absolute value greater than I and generates a count signal and a phase adjustment signal when this situation is detected. The phase adjustment signal is coupled to the reference generating circuit and causes the reference generating circuit to select a new phase shifted reference signal. A counter is then incremented/decremented to track the accumulated phase adjustments. A digital to analog converter converts the digital value in the counter to a signal having an amplitude equal to MI, where M is the digital value. A sum circuit adds this signal to the phase output signal.
摘要翻译：用于产生与参考信号和可变频率信号之间的相位差成比例的信号的电路。电路包括用于从参考信号产生N个相移参考信号的参考产生电路。每个相移参考信号具有相同的频率和不同的相位。第n个相移参考信号的相位等于360n / N度，其中N≥1且n从0到N-1。相位检测电路产生与参考发生电路当前正在输出的可变频率信号和相移参考信号之间的相位差成比例的相位输出信号。当输出信号对应于360 / N度的相位差时，相位输出信号的值为I。溢出检测电路确定相位输出信号何时具有大于I的绝对值，并且当检测到这种情况时产生计数信号和相位调整信号。相位调整信号耦合到参考产生电路，并使基准产生电路选择新的相移基准信号。然后计数器递增/递减，以跟踪累积的相位调整。数模转换器将计数器中的数字值转换为幅度等于MI的信号，其中M是数字值。总和电路将该信号添加到相位输出信号。

3. 发明授权

US5678222A Modulation and frequency conversion by time sharing 失效
标题翻译：通过分时调制和频率转换
公开(公告)号：US5678222A
公开(公告)日：1997-10-14
申请号：US321501
申请日：1994-10-12
申请人： Thomas Hornak , Andrew Z. Grzegorek , William J. McFarland , Richard C. Walker , Scott D. Willingham
发明人： Thomas Hornak , Andrew Z. Grzegorek , William J. McFarland , Richard C. Walker , Scott D. Willingham
IPC分类号： H04L27/34 , H03B19/00 , H03B27/00 , H03D7/00 , H03D7/14 , H03D7/16 , H03D7/18 , H04B1/10 , H04B1/26 , H04L27/18 , H04B1/16
CPC分类号： H03D7/00 , H03D7/1441 , H03D7/1483 , H03D7/165 , H03D7/18 , H03B19/00 , H03B2200/0064 , H03B27/00 , H03D2200/0017 , H03D2200/005 , H03D2200/006 , H03D2200/0078 , H03D2200/0082 , H03D7/161
摘要： A time-share mixer circuit and a frequency converter, an I-Q modulator, and an I-Q demodulator. A switching signal drives the time-share mixer circuit to alternate between two output signals. The first output signal represents the output of a mixer having a given signal input and a local oscillator signal with a first phase as its local oscillator input. The second output signal represents the output of the mixer having the same input signal and the local oscillator signal with a second phase that differs from the first phase by 90 degrees as its local oscillator input signal. The frequency converter uses the time-share mixer in combination with a switched output phase shifter that switches in sync with the phase of the local oscillator signal to generate a phase shifted output signal in which the time average of an undesired image signal is substantially reduced compared to time average of the desired signal. The phase shifted output signal is then amplified by a bandpass amplifier. A clocked inverter in series with one of the mixer ports provides improved performance by eliminating the need for two precisely phase-shifted local oscillator signals.
摘要翻译：时分混频器电路和频率转换器，I-Q调制器和I-Q解调器。开关信号驱动时间共享混频器电路在两个输出信号之间交替。第一输出信号表示具有给定信号输入的混频器的输出和具有第一相位的本地振荡器信号作为其本地振荡器输入。第二输出信号表示具有相同输入信号的混频器的输出和具有与第一相位相差90度的第二相位的本地振荡器信号作为其本地振荡器输入信号。变频器使用时间共享混频器与开关输出移相器组合，其切换与本地振荡器信号的相位同步，以产生相移输出信号，其中期望图像信号的时间平均值大大减少到期望信号的时间平均值。相移输出信号然后被带通放大器放大。与其中一个混频器端口串联的时钟反相器通过消除对两个精确相移的本地振荡器信号的需要而提高了性能。

4. 发明申请

US20130303102A1 DIFFERENTIAL LOOPSTICK ANTENNA CONFIGURATION 有权
标题翻译：差分LOOPSTICK天线配置
公开(公告)号：US20130303102A1
公开(公告)日：2013-11-14
申请号：US13468837
申请日：2012-05-10
申请人： Michael S. Johnson , Russell Croman , Scott D. Willingham
发明人： Michael S. Johnson , Russell Croman , Scott D. Willingham
IPC分类号： H04B1/18 , H01Q1/50 , H01Q3/24 , H01Q7/00
CPC分类号： H01Q7/00 , H03F3/45475 , H03F2200/294 , H04B1/18
摘要： A long-wave or medium-wave receiver receives a first signal from a first terminal of a loopstick antenna on a positive antenna input terminal of the receiver and receives a second signal from a second terminal of the loopstick antenna on a negative antenna input terminal of the receiver. The first and second signals are processed differentially in the receiver. The receiver may optionally be configured to operate in either a differential mode or a single-ended mode by setting switches to selectively connect one of the antenna input terminals to ground in single-ended mode.
摘要翻译：长波或中波接收器从接收机的正天线输入端子上的环形天线的第一端子接收第一信号，并且在负天线输入端子上接收来自环形天线的第二端子的第二信号收件人。第一和第二信号在接收机中进行差分处理。接收机可以可选地被配置为以差分模式或单端模式操作，通过设置开关以选择性地将天线输入端子中的一个连接到单端模式的接地。

5. 发明授权

US08254862B2 Configurable radio front end 有权
标题翻译：可配置无线电前端
公开(公告)号：US08254862B2
公开(公告)日：2012-08-28
申请号：US12649006
申请日：2009-12-29
申请人： Dan B. Kasha , Jing Li , Russell Croman , Michael Johnson , Scott D. Willingham
发明人： Dan B. Kasha , Jing Li , Russell Croman , Michael Johnson , Scott D. Willingham
IPC分类号： H04B1/18
CPC分类号： H04B1/28 , H04B1/18
摘要： In one embodiment, the present invention includes a single chip radio tuner, which may be adapted within an integrated circuit (IC). The tuner may be provided with a configurable front end to receive and process a radio frequency (RF) signal via a signal path. This configurable front end may be differently controlled depending on a particular radio implementation in which the tuner is adapted.
摘要翻译：在一个实施例中，本发明包括可以在集成电路（IC）内部适配的单芯片无线电调谐器。调谐器可以设置有可配置的前端，以经由信号路径接收和处理射频（RF）信号。取决于调谐器所适用的特定无线电实施方式，该可配置前端可以被不同地控制。

6. 发明授权

US09196962B2 Differential loopstick antenna configuration 有权
标题翻译：差分岐管天线配置
公开(公告)号：US09196962B2
公开(公告)日：2015-11-24
申请号：US13468837
申请日：2012-05-10
申请人： Michael S. Johnson , Russell Croman , Scott D. Willingham
发明人： Michael S. Johnson , Russell Croman , Scott D. Willingham
IPC分类号： H04B1/06 , H04B7/00 , H04B1/18 , H01Q7/00 , H03F3/45
CPC分类号： H01Q7/00 , H03F3/45475 , H03F2200/294 , H04B1/18
摘要： A long-wave or medium-wave receiver receives a first signal from a first terminal of a loopstick antenna on a positive antenna input terminal of the receiver and receives a second signal from a second terminal of the loopstick antenna on a negative antenna input terminal of the receiver. The first and second signals are processed differentially in the receiver. The receiver may optionally be configured to operate in either a differential mode or a single-ended mode by setting switches to selectively connect one of the antenna input terminals to ground in single-ended mode.
摘要翻译：长波或中波接收器从接收机的正天线输入端子上的环形天线的第一端子接收第一信号，并且在负天线输入端子上接收来自环形天线的第二端子的第二信号收件人。第一和第二信号在接收机中进行差分处理。接收机可以可选地被配置为以差分模式或单端模式操作，通过设置开关以选择性地将天线输入端子中的一个连接到单端模式的接地。

7. 发明授权

US08750819B2 Integrating components in a radio tuner integrated circuit (IC) for a tracking filter 有权
标题翻译：将组件集成在用于跟踪滤波器的无线电调谐器集成电路（IC）中
公开(公告)号：US08750819B2
公开(公告)日：2014-06-10
申请号：US13892917
申请日：2013-05-13
申请人： Dan B Kasha , Jing Li , Russell Croman , Michael Johnson , Scott D. Willingham
发明人： Dan B Kasha , Jing Li , Russell Croman , Michael Johnson , Scott D. Willingham
IPC分类号： H04B1/16
CPC分类号： H04B1/1638 , H03J3/08 , H04B1/18
摘要： In one embodiment, the present invention includes a method for configuring a single chip radio tuner having a configurable front end, which may be adapted within an integrated circuit (IC). The method may include setting a controller of the tuner with configuration information for a radio in which the tuner is located. Then, control signals responsive to the configuration information can be sent to the configurable front end to configure the tuner.
摘要翻译：在一个实施例中，本发明包括用于配置具有可配置前端的单芯片无线电调谐器的方法，其可以在集成电路（IC）内适配。该方法可以包括使用调谐器所在的无线电的配置信息来设置调谐器的控制器。然后，响应于配置信息的控制信号可以被发送到可配置的前端来配置调谐器。

8. 发明申请

US20110159829A1 Integrating Components In A Radio Tuner Integrated Circuit (IC) For A Tracking Filter 有权
标题翻译：用于跟踪滤波器的无线电调谐器集成电路（IC）中的组件集成
公开(公告)号：US20110159829A1
公开(公告)日：2011-06-30
申请号：US12649011
申请日：2009-12-29
申请人： Dan B. Kasha , Jing Li , Russell Croman , Michael Johnson , Scott D. Willingham
发明人： Dan B. Kasha , Jing Li , Russell Croman , Michael Johnson , Scott D. Willingham
IPC分类号： H04B1/18
CPC分类号： H04B1/1638 , H03J3/08 , H04B1/18
摘要： In one embodiment, the present invention includes a method for configuring a single chip radio tuner having a configurable front end, which may be adapted within an integrated circuit (IC). The method may include setting a controller of the tuner with configuration information for a radio in which the tuner is located. Then, control signals responsive to the configuration information can be sent to the configurable front end to configure the tuner.
摘要翻译：在一个实施例中，本发明包括用于配置具有可配置前端的单芯片无线电调谐器的方法，其可以在集成电路（IC）内适配。该方法可以包括使用调谐器所在的无线电的配置信息来设置调谐器的控制器。然后，响应于配置信息的控制信号可以被发送到可配置的前端来配置调谐器。

9. 发明申请

US20090117869A1 Digital tunning error correction for intergrated receivers and associated methods 审中-公开
标题翻译：用于集成接收机和相关方法的数字调谐误差校正
公开(公告)号：US20090117869A1
公开(公告)日：2009-05-07
申请号：US12317399
申请日：2008-12-23
申请人： G. Tyson Tuttle , David R. Welland , Scott D. Willingham
发明人： G. Tyson Tuttle , David R. Welland , Scott D. Willingham
IPC分类号： H04B1/10
CPC分类号： H04B1/30
摘要： A digital tuning error correction system for an integrated receiver and associated method are disclosed that provide an advantageous solution for combining digital signal processing (DSP) circuitry on the same integrated circuit as mixer and local oscillator (LO) generation circuitry.
摘要翻译：公开了一种用于集成接收机和相关方法的数字调谐误差校正系统，其提供用于将数字信号处理（DSP）电路组合在与混频器和本地振荡器（LO）生成电路相同的集成电路上的有利解决方案。

10. 发明授权

US07471940B2 Ratiometric clock systems for integrated receivers and associated methods 有权
标题翻译：用于集成接收机和相关方法的比例时钟系统
公开(公告)号：US07471940B2
公开(公告)日：2008-12-30
申请号：US11900957
申请日：2007-09-14
申请人： G. Tyson Tuttle , David R. Welland , Scott D. Willingham
发明人： G. Tyson Tuttle , David R. Welland , Scott D. Willingham
IPC分类号： H04B1/28
CPC分类号： H04B1/30
摘要： A ratiometric clock system for an integrated receiver and associated method are disclosed that provide an advantageous solution for combining digital signal processing (DSP) circuitry on the same integrated circuit as mixer and local oscillator (LO) generation circuitry. The generation circuitry generates an oscillation signal that is passed through a first divider to generate mixing signals for the mixer that is passed through a second divider to generate a digital clock signal that is utilized by the DSP circuitry. This digital clock signal can be utilized by integrated analog-to-digital conversion circuitry, as well.
摘要翻译：公开了一种用于集成接收机和相关方法的比例时钟系统，其提供用于将数字信号处理（DSP）电路组合在与混频器和本地振荡器（LO）生成电路相同的集成电路上的有利解决方案。发生电路产生振荡信号，该信号通过第一分频器以产生用于混频器的混频信号，该混频器通过第二分频器以产生由DSP电路利用的数字时钟信号。该数字时钟信号也可以由集成的模数转换电路使用。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式