专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

WO2013141904A1 RRAM CELL WITH A RESISTANCE SWITCHING MATERIAL BEING A LOCAL PROTECTIVE RESISTOR 审中-公开
标题翻译：具有电阻切换材料的RRAM电池是本地保护电阻
公开(公告)号：WO2013141904A1
公开(公告)日：2013-09-26
申请号：PCT/US2012/066912
申请日：2012-11-28
申请人： SANDISK 3D LLC , XIAO, Li , GORLA, Chandu , BANDYOPADHYAY, Abhijit , MIHNEA, Andrei
发明人： XIAO, Li , GORLA, Chandu , BANDYOPADHYAY, Abhijit , MIHNEA, Andrei
IPC分类号： G11C13/00
CPC分类号： G11C13/0007 , G11C5/02 , G11C8/10 , G11C13/0023 , G11C13/0069 , G11C13/0097 , G11C2013/0073 , G11C2013/0083 , G11C2213/32 , G11C2213/33 , G11C2213/71 , G11C2213/72 , G11C2213/76 , H01L27/2409 , H01L27/2481 , H01L45/08 , H01L45/122 , H01L45/1233 , H01L45/1253 , H01L45/146
摘要： A memory cell in a 3-D read and write memory device has two bipolar resistance-switching layers with different respective switching currents. A low current resistance-switching layer can be switched in set and reset processes while a high current resistance-switching layer remains in a reset state and acts as a protection resistor to prevent excessively high currents on the low current resistance-switching layer. The low and high current resistance-switching layers can be of the same material such as a metal oxide, where the layers differ in terms of thickness, doping, leakiness, metal richness or other variables. Or, the low and high current resistance-switching layers can be of different materials, having one or more layers each. The high current resistance- switching layer can have a switching current which is greater than a switching current of the low current resistance-switching layer by a factor of at least 1.5 or 2.0, for instance.
摘要翻译： 3-D读写存储器件中的存储单元具有两个具有不同开关电流的双极性电阻切换层。低电流电阻切换层可以在置位和复位过程中被切换，而高电流电阻切换层保持复位状态，并且作为保护电阻来防止低电流电阻切换层上的过大电流。低电流和高电流电阻切换层可以是相同的材料，例如金属氧化物，其中层的厚度，掺杂，泄漏，金属浓度等变化不同。或者，低电流和高电流电阻切换层可以是不同的材料，每个具有一个或多个层。例如，高电流电阻切换层可以具有比低电流电阻切换层的开关电流大至少1.5或2.0的开关电流。

2. 发明申请

WO2011084334A3 CARBON/TUNNELING-BARRIER/CARBON DIODE 审中-公开
公开(公告)号：WO2011084334A3
公开(公告)日：2011-07-14
申请号：PCT/US2010/059555
申请日：2010-12-08
申请人： SANDISK 3D LLC , BANDYOPADHYAY, Abhijit , KREUPL, Franz , MIHNEA, Andrei , LI, Xiao
发明人： BANDYOPADHYAY, Abhijit , KREUPL, Franz , MIHNEA, Andrei , LI, Xiao
IPC分类号： H01L45/00
摘要： A carbon/tunneling-barrier/carbon diode and method for forming the same are disclosed. The carbon/tunneling-barrier/carbon may be used as a steering element in a memory array. Each memory cell in the memory array may include a reversible resistivity-switching element and a carbon/tunneling- barrier/carbon diode as the steering element. The tunneling-barrier may include a semiconductor or an insulator. Thus, the diode may be a carbon/semiconductor/carbon diode. The semiconductor in the diode may be intrinsic or doped. The semiconductor may be depleted when the diode is under equilibrium conditions. For example, the semiconductor may be lightly doped such that the depletion region extends from one end of the semiconductor region to the other end. The diode may be a carbon/insulator/carbon diode.

3. 发明公开

EP2641248A2 TRANSISTOR DRIVEN 3D MEMORY 失效转让
标题翻译： TRANSISTORGESTEUERTER 3D-SPEICHER
公开(公告)号：EP2641248A2
公开(公告)日：2013-09-25
申请号：EP11785883.7
申请日：2011-11-15
申请人： Sandisk 3d, Llc
发明人： MIHNEA, Andrei , SAMACHISA, George
IPC分类号： G11C13/00
CPC分类号： G11C13/003 , G11C13/0007 , G11C13/0023 , G11C13/0069 , G11C2013/0073 , G11C2213/79 , H01L27/2454 , H01L27/2463
摘要： A nonvolatile memory device with a first conductor extending in a first direction and a semiconductor element above the first conductor. The semiconductor element includes a source, a drain and a channel of a field effect transistor (JFET or MOSFET). The nonvolatile memory device also includes a second conductor above the semiconductor element, the second conductor extending in a second direction. The nonvolatile memory device also includes a resistivity switching material disposed between the first conductor and the semiconductor element or between the second conductor and the semiconductor element. The JFET or MOSFET includes a gate adjacent to the channel, and the MOSFET gate being self-aligned with the first conductor.
摘要翻译：一种具有沿第一方向延伸的第一导体和在第一导体上方的半导体元件的非易失性存储器件。半导体元件包括场效应晶体管（JFET或MOSFET）的源极，漏极和沟道。非易失性存储器件还包括在半导体元件上方的第二导体，第二导体沿第二方向延伸。非易失性存储器件还包括设置在第一导体和半导体元件之间或第二导体与半导体元件之间的电阻率切换材料。 JFET或MOSFET包括与沟道相邻的栅极，MOSFET栅极与第一导体自对准。

4. 发明申请

WO2012068127A2 TRANSISTOR DRIVEN 3D MEMORY 审中-公开
公开(公告)号：WO2012068127A2
公开(公告)日：2012-05-24
申请号：PCT/US2011/060812
申请日：2011-11-15
申请人： SANDISK 3D LLC , MIHNEA, Andrei , SAMACHISA, George
发明人： MIHNEA, Andrei , SAMACHISA, George
IPC分类号： G11C13/00
CPC分类号： G11C13/003 , G11C13/0007 , G11C13/0023 , G11C13/0069 , G11C2013/0073 , G11C2213/79 , H01L27/2454 , H01L27/2463
摘要： A nonvolatile memory device with a first conductor extending in a first direction and a semiconductor element above the first conductor. The semiconductor element includes a source, a drain and a channel of a field effect transistor (JFET or MOSFET). The nonvolatile memory device also includes a second conductor above the semiconductor element, the second conductor extending in a second direction. The nonvolatile memory device also includes a resistivity switching material disposed between the first conductor and the semiconductor element or between the second conductor and the semiconductor element. The JFET or MOSFET includes a gate adjacent to the channel, and the MOSFET gate being self-aligned with the first conductor.
摘要翻译：具有在第一方向上延伸的第一导体和在第一导体上方的半导体元件的非易失性存储器件。半导体元件包括场效应晶体管（JFET或MOSFET）的源极，漏极和沟道。非易失性存储器件还包括在半导体元件上方的第二导体，第二导体沿第二方向延伸。非易失性存储器件还包括布置在第一导体和半导体元件之间或者第二导体和半导体元件之间的电阻率切换材料。 JFET或MOSFET包括与沟道相邻的栅极，并且MOSFET栅极与第一导体自对准。

5. 发明申请

WO2012051041A1 MULTI-LEVEL MEMORY ARRAYS WITH MEMORY CELLS THAT EMPLOY BIPOLAR STORAGE ELEMENTS AND METHODS OF FORMING THE SAME 审中-公开
标题翻译：具有使用双极存储元件的存储器单元的多级存储器阵列及其形成方法
公开(公告)号：WO2012051041A1
公开(公告)日：2012-04-19
申请号：PCT/US2011/055076
申请日：2011-10-06
申请人： SANDISK 3D, LLC , CHEN, Yung-Tin , MIHNEA, Andrei , SCHEUERLEIN, Roy E. , FASOLI, Luca
发明人： CHEN, Yung-Tin , MIHNEA, Andrei , SCHEUERLEIN, Roy E. , FASOLI, Luca
IPC分类号： H01L27/24 , H01L45/00 , G11C13/00
CPC分类号： H01L27/2481 , G11C11/5685 , G11C13/0007 , G11C13/0069 , G11C2013/0073 , G11C2213/55 , G11C2213/56 , G11C2213/71 , G11C2213/72 , H01L27/2409 , H01L27/2463 , H01L45/08 , H01L45/12 , H01L45/1233 , H01L45/1253 , H01L45/146 , H01L45/16 , H01L45/1608
摘要： A memory array is provided that includes a first memory cell (200-1) having a first conductive line (202a); a first bipolar storage element (102-1) formed above the first conductive line; and a second conductive line (302) formed above the first bipolar storage element; and a second memory cell (200-2) formed above the first memory cell and having a second bipolar storage element (102-2) formed above the second conductive line; and a third conductive line (202b) formed above the second bipolar storage element. The first and second memory cells share the second conductive line (302); the first bipolar storage element (102-1) has a first storage element polarity orientation within the first memory cell; the second bipolar storage element (102-2) has a second storage element polarity orientation within the second memory cell; and the second storage element polarity orientation is opposite the first storage element polarity orientation.
摘要翻译：提供一种存储器阵列，其包括具有第一导线（202a）的第一存储单元（200-1）; 形成在第一导线上方的第一双极存储元件（102-1）; 和形成在所述第一双极存储元件上方的第二导线（302）; 以及形成在所述第一存储单元上方并具有形成在所述第二导线上方的第二双极存储元件（102-2）的第二存储单元（200-2）以及形成在所述第二双极存储元件上方的第三导线（202b）。第一和第二存储单元共享第二导线（302）; 第一双极存储元件（102-1）在第一存储单元内具有第一存储元件极性取向; 第二双极存储元件（102-2）在第二存储单元内具有第二存储元件极性取向; 并且第二存储元件极性取向与第一存储元件极性取向相反。

6. 发明申请

WO2011049907A1 PUNCH-THROUGH DIODE STEERING ELEMENT 审中-公开
标题翻译： PUNCH-THROUGH二极管转向元件
公开(公告)号：WO2011049907A1
公开(公告)日：2011-04-28
申请号：PCT/US2010/053128
申请日：2010-10-19
申请人： SANDISK 3D LLC , MIHNEA, Andrei , SEKAR, Deepak, C. , SAMACHISA, George , SCHEUERLEIN, Roy , XIAO, Li
发明人： MIHNEA, Andrei , SEKAR, Deepak, C. , SAMACHISA, George , SCHEUERLEIN, Roy , XIAO, Li
IPC分类号： G11C13/00 , H01L27/24
CPC分类号： G11C13/0007 , G11C13/003 , G11C13/0069 , G11C2013/0073 , G11C2213/32 , G11C2213/34 , G11C2213/72 , H01L27/24
摘要： A storage system and method for forming a storage system that uses punch-through diodes as a steering element in series with a reversible resistivity-switching element is described. The punch-through diode allows bipolar operation of a cross-point memory array. The punch-through diode may have a symmetrical non-linear current/voltage relationship. The punch-through diode has a high current at high bias for selected cells and a low leakage current at low bias for unselected cells. Therefore, it is compatible with bipolar switching in cross-point memory arrays having resistive switching elements. The punch-through diode may be a N+/P-/N+ device or a P+/N-/P+ device.
摘要翻译：描述了一种用于形成使用穿通二极管作为与可逆电阻率开关元件串联的转向元件的存储系统的存储系统和方法。穿通二极管允许交叉点存储器阵列的双极性操作。穿通二极管可具有对称的非线性电流/电压关系。穿通二极管在选择的电池的高偏压下具有高电流，对于未选择的电池，在低偏压下具有低泄漏电流。因此，它与具有电阻式开关元件的交叉点存储器阵列中的双极开关兼容。穿通二极管可以是N + / P- / N +器件或P + / N- / P +器件。

7. 发明公开

EP2513994A2 CARBON/TUNNELING-BARRIER/CARBON DIODE 审中-公开
标题翻译： KOHLENSTOFF / TUNNELBARRIERE / KOHLENSTOFFDIODE
公开(公告)号：EP2513994A2
公开(公告)日：2012-10-24
申请号：EP10796527.9
申请日：2010-12-08
申请人： Sandisk 3D LLC
发明人： BANDYOPADHYAY, Abhijit , KREUPL, Franz , MIHNEA, Andrei , LI, Xiao
IPC分类号： H01L45/00
CPC分类号： H01L45/00 , H01L27/2418 , H01L27/2463 , H01L29/16 , H01L29/88
摘要： A carbon/tunneling-barrier/carbon diode and method for forming the same are disclosed. The carbon/tunneling-barrier/carbon may be used as a steering element in a memory array. Each memory cell in the memory array may include a reversible resistivity-switching element and a carbon/tunneling- barrier/carbon diode as the steering element. The tunneling-barrier may include a semiconductor or an insulator. Thus, the diode may be a carbon/semiconductor/carbon diode. The semiconductor in the diode may be intrinsic or doped. The semiconductor may be depleted when the diode is under equilibrium conditions. For example, the semiconductor may be lightly doped such that the depletion region extends from one end of the semiconductor region to the other end. The diode may be a carbon/insulator/carbon diode.
摘要翻译：公开了一种碳/隧道势垒/碳二极管及其形成方法。碳/隧道势垒/碳可以用作存储器阵列中的转向元件。存储器阵列中的每个存储单元可以包括可逆电阻率开关元件和作为转向元件的碳/隧道势垒/碳二极管。隧道势垒可以包括半导体或绝缘体。因此，二极管可以是碳/半导体/碳二极管。二极管中的半导体可以是固有的或掺杂的。当二极管处于平衡条件下时，半导体可能耗尽。例如，半导体可以被轻掺杂，使得耗尽区从半导体区的一端延伸到另一端。二极管可以是碳/绝缘体/碳二极管。

8. 发明公开

EP2628181A1 MULTI-LEVEL MEMORY ARRAYS WITH MEMORY CELLS THAT EMPLOY BIPOLAR STORAGE ELEMENTS AND METHODS OF FORMING THE SAME 审中-公开
标题翻译：与用于生产双极存储元件和方法的存储器单元多级存储器阵列
公开(公告)号：EP2628181A1
公开(公告)日：2013-08-21
申请号：EP11770030.2
申请日：2011-10-06
申请人： Sandisk 3D LLC
发明人： CHEN, Yung-Tin , MIHNEA, Andrei , SCHEUERLEIN, Roy E. , FASOLI, Luca
IPC分类号： H01L27/24 , H01L45/00 , G11C13/00
CPC分类号： H01L27/2481 , G11C11/5685 , G11C13/0007 , G11C13/0069 , G11C2013/0073 , G11C2213/55 , G11C2213/56 , G11C2213/71 , G11C2213/72 , H01L27/2409 , H01L27/2463 , H01L45/08 , H01L45/12 , H01L45/1233 , H01L45/1253 , H01L45/146 , H01L45/16 , H01L45/1608
摘要： A memory array is provided that includes a first memory cell (200-1) having a first conductive line (202a); a first bipolar storage element (102-1) formed above the first conductive line; and a second conductive line (302) formed above the first bipolar storage element; and a second memory cell (200-2) formed above the first memory cell and having a second bipolar storage element (102-2) formed above the second conductive line; and a third conductive line (202b) formed above the second bipolar storage element. The first and second memory cells share the second conductive line (302); the first bipolar storage element (102-1) has a first storage element polarity orientation within the first memory cell; the second bipolar storage element (102-2) has a second storage element polarity orientation within the second memory cell; and the second storage element polarity orientation is opposite the first storage element polarity orientation.

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式