专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明专利

JP2008004117A Partial block data programming and reading operation in non-volatile memory 有权
标题翻译：非易失性存储器中的部分块数据编程和读取操作
公开(公告)号：JP2008004117A
公开(公告)日：2008-01-10
申请号：JP2007203823
申请日：2007-08-06
申请人： Sandisk Corp , サンディスクコーポレイションSanDisk Corporation
发明人： CONLEY KEVIN M
IPC分类号： G06F12/02 , G11C16/02 , G06F12/00 , G11C16/06 , G11C16/10
CPC分类号： G11C16/102 , G06F12/0246 , G06F2212/1016 , G06F2212/1032 , G06F2212/7202 , G06F2212/7208 , G06F2212/7209 , G11C16/105 , G11C2216/16
摘要： PROBLEM TO BE SOLVED: To program new data in unused pages of either the same or another block for updating data of pages smaller in number than all of the pages of a non-volatile memory block. SOLUTION: For eliminating necessity of copying the pages of an unchanged data to a new block or programming a flag in the page of replaced data, the pages of new data are identified by the same logical address as the pages of replaced data, and a time stamp showing when each page is written is written. When reading the data, the pages of the latest data are used, and the pages of old replaced data are ignored. This technique is also applied to metablocks that include one block from each of several different units of a memory array by directing all the pages updated to a single unused block in one of the units. COPYRIGHT: (C)2008,JPO&INPIT
摘要翻译：要解决的问题：将新数据编程在相同或另一块的未使用的页面中，用于更新数量小于非易失性存储器块的所有页面的页面的数据。解决方案：为了消除将未更改的数据的页面复制到新的块或编写替换的数据的页面中的标志的必要性，新数据的页面由与替换的数据的页面相同的逻辑地址来标识，并且写入每个页面被写入的时间戳。当读取数据时，将使用最新数据的页面，并忽略旧的替换数据的页面。该技术还应用于通过将更新的所有页面引导到单个单元中的单个未使用块来包括存储器阵列的几个不同单元中的每一个的一个块的元区块。版权所有（C）2008，JPO＆INPIT

2. 发明专利

JP2008226254A Partial block data programming and reading operations in nonvolatile memory 有权
标题翻译：非易失性存储器中的部分块数据编程和读取操作
公开(公告)号：JP2008226254A
公开(公告)日：2008-09-25
申请号：JP2008075388
申请日：2008-03-24
申请人： Sandisk Corp , サンディスクコーポレイションSanDisk Corporation
发明人： CONLEY KEVIN M
IPC分类号： G06F12/02 , G11C16/02 , G06F12/00 , G11C16/06 , G11C16/10
CPC分类号： G11C16/102 , G06F12/0246 , G06F2212/1016 , G06F2212/1032 , G06F2212/7202 , G06F2212/7208 , G06F2212/7209 , G11C16/105 , G11C2216/16
摘要： PROBLEM TO BE SOLVED: To update data in less than all of the pages of a non-volatile memory block, by programming new data on unused pages of either the same block or other block. SOLUTION: The pages of the new data are specified by logical addresses same as those of the pages of data, order to prevent having to copy unchanged data pages into the new block, or to program a flag into each substituted data page, and a time stamp is added to show when each page was written. When reading the data, the most recent data pages are used, and the older substituted data pages are ignored. This technique is also applied to a metablock including one block obtained from respective some different units of a memory array, by directing all pages to be updated to a single unused block in one out of the units. COPYRIGHT: (C)2008,JPO&INPIT
摘要翻译：要解决的问题：通过在相同块或其他块的未使用的页面上编程新数据来更新非易失性存储器块的小于所有页面中的数据。
解决方案：新数据的页面由与数据页面相同的逻辑地址指定，以防止不必将未改变的数据页复制到新块中，或者将标志编程到每个替代数据页中，并添加一个时间戳来显示每个页面的写入。当读取数据时，将使用最新的数据页面，并忽略较旧的替代数据页面。通过将所有要被更新的页面引导到一个单元中的单个未使用的块，该技术也被应用于包含从存储器阵列的各个不同单元获得的一个块的元区块。版权所有（C）2008，JPO＆INPIT

3. 发明专利

DE602005021544D1 SYSTEM UND VERFAHREN ZUR VERWENDUNG EINES ON-CHIP-SCHREIBCACHE EINES NICHTFLÜCHTIGEN SPEICHERS 未知
公开(公告)号：DE602005021544D1
公开(公告)日：2010-07-08
申请号：DE602005021544
申请日：2005-12-14
申请人： SANDISK CORP
发明人： CONLEY KEVIN M , CEDAR YORAM
IPC分类号： G11C16/10 , G11C11/00

4. 发明专利

AT434788T 未知
公开(公告)号：AT434788T
公开(公告)日：2009-07-15
申请号：AT07015342
申请日：2004-09-28
申请人： SANDISK CORP
发明人： GONZALEZ CARLOS J , CONLEY KEVIN M
IPC分类号： G06F11/10
摘要： In order to maintain the integrity of data stored in a flash memory that are susceptible to being disturbed by operations in adjacent regions of the memory, disturb events cause the data to be read, corrected and re-written before becoming so corrupted that valid data cannot be recovered. The sometimes conflicting needs to maintain data integrity and system performance are balanced by deferring execution of some of the corrective action when the memory system has other high priority operations to perform. In a memory system utilizing very large units of erase, the corrective process is executed in a manner that is consistent with efficiently rewriting an amount of data much less than the capacity of a unit of erase.

5. 发明专利

HK1058563A1 FLASH EEPROM SYSTEM WITH SIMULTANEOUS MULTIPLE DATA SECTOR PROGRAMMING AND STORAGE OF PHYSICAL BLOCK CHARACTERISTICS IN OTHER DESIGNATED BLOCKS 未知
公开(公告)号：HK1058563A1
公开(公告)日：2004-05-21
申请号：HK04101214
申请日：2004-02-20
申请人： SANDISK CORP
发明人： CONLEY KEVIN M , MANGAN JOHN S , CRAIG JEFFREY G
IPC分类号： G06F20090101 , G06F3/06 , G06F12/00 , G06F12/02 , G11C20060101 , G11C11/34 , G11C16/04 , G11C16/08
摘要： A non-volatile memory system is formed of floating gate memory cells arranged in blocks as the smallest unit of memory cells that are erasable together. One feature is the storage in separate blocks of the characteristics of a large number of blocks of cells in which user data is stored. These characteristics for user data blocks being accessed may, during operation of the memory system by its controller, be stored in a random access memory for ease of access and updating. A typical form of the memory system is as a card that is removably connectable with a host system but may alternatively be implemented in a memory embedded in a host system. The memory cells may be operated with multiple states in order to store more than one bit of data per cell.

6. 发明专利

JP2007257831A Novel method and structure for efficient data verification operation for nonvolatile memories 审中-公开
标题翻译：用于非易失性存储器的有效数据验证操作的新方法和结构
公开(公告)号：JP2007257831A
公开(公告)日：2007-10-04
申请号：JP2007133846
申请日：2007-05-21
申请人： Sandisk Corp , サンディスクコーポレイションSanDisk Corporation
发明人： CONLEY KEVIN M , GUTERMAN DANIEL C , GONZALEZ CARLOS
IPC分类号： G11C16/02 , G11C11/15 , G11C13/00 , G11C16/06 , G11C16/34
CPC分类号： G11C16/3459 , G11C11/5628 , G11C16/10 , G11C16/3454 , G11C2216/14
摘要： PROBLEM TO BE SOLVED: To improve the efficiency of the program operation of the storage subsystem of a flash EEPROM memory base. SOLUTION: The improved flash EEPROM memory-based storage subsystem includes one or more flash memory arrays, each flash memory array being provided with three data registers and a controller circuit. During a flash program operation, one data register is used to control the program operation, a second register is used to hold a target data value, and a third register is used to load next sector's data. Subsequent to the program operation, sector's data is read from the flash array into the first data register, and compared with the target data stored in the second register. When the data is verified, the data from the third register is copied into the first and second registers for the next program operation. Thus, data transfer wait time during the program operation which necessitates data verification after the program operation is complete is made unnecessary. COPYRIGHT: (C)2008,JPO&INPIT
摘要翻译：要解决的问题：提高闪存EEPROM存储器基座的存储子系统的程序操作的效率。解决方案：改进的基于闪存EEPROM存储器的存储子系统包括一个或多个闪速存储器阵列，每个闪存阵列具有三个数据寄存器和一个控制器电路。在闪存编程操作期间，使用一个数据寄存器来控制程序操作，第二个寄存器用于保存目标数据值，第三个寄存器用于加载下一个扇区的数据。在程序操作之后，扇区的数据从闪存阵列读入第一数据寄存器，并与存储在第二寄存器中的目标数据进行比较。当数据被验证时，来自第三寄存器的数据被复制到第一和第二寄存器用于下一个程序操作。因此，不需要在程序操作完成之后需要进行数据验证的程序操作期间的数据传送等待时间。版权所有（C）2008，JPO＆INPIT

7. 发明专利

JP2006196016A Processing technique for non volatile memory having data sector whose size is different from memory page size and/or block size 有权
标题翻译：具有数据部分的非易失性存储器的处理技术尺寸与存储器页面大小和/或块大小不同
公开(公告)号：JP2006196016A
公开(公告)日：2006-07-27
申请号：JP2006059208
申请日：2006-03-06
申请人： Sandisk Corp , サンディスクコーポレイションSanDisk Corporation
发明人： GONZALEZ CARLOS , CONLEY KEVIN M , HARARI ELIYAHOU
IPC分类号： G06F12/02 , G11C16/02 , G06F12/00 , G06F12/06 , G06F12/16
CPC分类号： G06F12/04 , G06F12/0246 , G06F2212/7209
摘要： PROBLEM TO BE SOLVED: To provide efficient processing and performance improvement for a non volatile memory having data sector whose size is different from the memory page size and block size. SOLUTION: The non volatile memory such as flash EEPROM system is segmented into a plurality of blocks and each block is segmented into more than one pages and disclosed. A data sector whose size is different from that of either page or block is stored into the above more than one pages. In accordance with a unique technique, much more sectors than the pages given for one block are packed into the block. Preferably, error correction codes and other attribute data of a plurality of user data sectors are stored altogether into a page and block different from user data. COPYRIGHT: (C)2006,JPO&NCIPI
摘要翻译：要解决的问题：为具有不同于存储器页面大小和块大小的数据扇区的非易失性存储器提供有效的处理和性能改进。解决方案：诸如闪存EEPROM系统的非易失性存储器被分割成多个块，并且每个块被分割成多于一个页面并且被公开。大小与页面或块的大小不同的数据扇区存储在上述多个页面中。根据独特的技术，比一个块给出的页面多得多的扇区被打包到块中。优选地，将多个用户数据扇区的纠错码和其他属性数据总共存储到与用户数据不同的页面和块中。版权所有（C）2006，JPO＆NCIPI

8. 发明专利

DE602006014299D1 VERFAHREN UND SPEICHERSYSTEM FÜR LEGACY-HOSTS 未知
公开(公告)号：DE602006014299D1
公开(公告)日：2010-06-24
申请号：DE602006014299
申请日：2006-11-15
申请人： SANDISK CORP
发明人： GUTERMAN DANIEL C , CEDAR YORAM , SCHROTER CHARLES , BARROCAS MILTON LOURENCO , GONZALEZ CARLOS , CONLEY KEVIN M
IPC分类号： G11C7/10 , G06F13/38 , G11C16/00

9. 发明专利

AT327556T 未知
公开(公告)号：AT327556T
公开(公告)日：2006-06-15
申请号：AT02703078
申请日：2002-01-07
申请人： SANDISK CORP
发明人： CONLEY KEVIN M
IPC分类号： G11C16/02 , G06F12/00 , G06F12/02 , G11C16/06 , G11C16/10 , G11C16/00
摘要： Data in less than all of the pages of a non-volatile memory block are updated by programming the new data in unused pages of either the same or another block. In order to prevent having to copy unchanged pages of data into the new block, or to program flags into superceded pages of data, the pages of new data are identified by the same logical address as the pages of data which they superceded and a time stamp is added to note when each page was written. When reading the data, the most recent pages of data are used and the older superceded pages of data are ignored. This technique is also applied to metablocks that include one block from each of several different units of a memory array, by directing all page updates to a single unused block in one of the units.

10. 发明专利

AU2003217429A1 PIPELINED PARALLEL PROGRAMMING OPERATION IN A NON-VOLATILE MEMORY SYSTEM 未知
公开(公告)号：AU2003217429A1
公开(公告)日：2003-09-09
申请号：AU2003217429
申请日：2003-02-13
申请人： SANDISK CORP
发明人： CONLEY KEVIN M , CEDAR YORAM
IPC分类号： G06F5/06 , G06F12/00 , G11C7/10 , G11C11/34 , G11C16/06 , G11C16/10
摘要： The present invention allows for an increase in programming parallelism in a non-volatile memory system without incurring additional data transfer latency. Data is transferred from a controller to a first memory chip and a programming operation is caused to begin. While that first memory chip is busy performing that program operation, data is transferred from the controller to a second memory chip and a programming operation is caused to begin in that chip. Data transfer can begin to the first memory chip again once it has completed its programming operation even though the second chip is still busy performing its program operation. In this manner high parallelism of programming operation is achieved without incurring the latency cost of performing the additional data transfers. Two sets of embodiments are presented, one that preserves the host data in a buffer until successful programming of that data is confirmed and one that does not require that success be achieved and that does not preserve the data thus achieving a higher rate of data programming throughput.

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式