会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 6. 发明授权
    • Circuit structure with low dielectric constant regions
    • 具有低介电常数区域的电路结构
    • US08772941B2
    • 2014-07-08
    • US12206314
    • 2008-09-08
    • Lawrence A. ClevengerMatthew E. ColburnLouis C. HsuWai-Kin Li
    • Lawrence A. ClevengerMatthew E. ColburnLouis C. HsuWai-Kin Li
    • H01L23/522
    • H01L21/76808H01L21/7682
    • A method for manufacturing a circuit includes the step of providing a first wiring level comprising first wiring level conductors separated by a first wiring level dielectric material. A first dielectric layer with a plurality of interconnect openings and a plurality of gap openings is formed above the first wiring level. The interconnect openings and the gap openings are pinched off with a pinching dielectric material to form relatively low dielectric constant (low-k) volumes in the gap openings. Metallic conductors comprising second wiring level conductors and interconnects to the first wiring level conductors are formed at the interconnect openings while maintaining the relatively low-k volumes in the gap openings. The gap openings with the relatively low-k volumes reduce parasitic capacitance between adjacent conductor structures formed by the conductors and interconnects.
    • 一种制造电路的方法包括提供包括由第一布线层介电材料分隔开的第一布线层导体的第一布线层的步骤。 具有多个互连开口和多个间隙开口的第一介电层形成在第一布线层的上方。 互连开口和间隙开口用夹持电介质材料夹紧,以在间隙开口中形成相对较低的介电常数(低k)体积。 包括第二布线层导体的金属导体和与第一布线层导体的互连形成在互连开口处,同时保持间隙开口中相对低的k体积。 具有相对低k体积的间隙开口减小由导体和互连件形成的相邻导体结构之间的寄生电容。