会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 6. 发明授权
    • Rate 4/5 trellis code for PR4 channels with improved error propagation
    • 为PR4通道提供4/5格码,改进了错误传播
    • US5691993A
    • 1997-11-25
    • US483117
    • 1995-06-07
    • Lisa Fredrickson
    • Lisa Fredrickson
    • G11B20/18H03M13/23H03M13/25H03M13/27H03M13/41
    • H03M13/6343G11B20/1866H03M13/27H03M13/41
    • A digital communication apparatus transmits sectors of digital values that include error correction values used to detect and correct errors within the sector. Each sector consists of a number of blocks and the error correction values of each block are useful in correcting up to a maximum number of erroneous digital units in that block. The digital communication apparatus encodes the blocks of digital units to transmit them through a channel and then decodes the channel's representation of those encoded blocks, where the channel's representation occasionally contains burst errors. The encoding and decoding is performed in a manner that reduces the number of consecutive erroneous digital units caused by any one burst error to a number less than the number of blocks in a sector, ensuring that the error burst corrupts at most one digital unit in each block.
    • 数字通信装置发送包括用于检测和校正扇区内的错误的纠错值的数字值的扇区。 每个扇区由多个块组成,并且每个块的纠错值可用于校正该块中最多数量的错误数字单元。 数字通信装置对数字单元的块进行编码,以通过信道发送它们,然后解码通道的那些编码块的表示,其中信道的表示偶尔包含突发错误。 执行编码和解码的方法是将由任何一个突发错误引起的连续的错误数字单元的数量减少到小于扇区中的块的数量的数量,确保错误突发在每个数据单元中最多破坏一个数字单元 块。
    • 7. 发明授权
    • Trellis codes with algebraic constraints for input restricted partial
response channels
    • 用于输入限制部分响应信道的代数约束的网格码
    • US5485472A
    • 1996-01-16
    • US242942
    • 1994-05-16
    • Lisa Fredrickson
    • Lisa Fredrickson
    • G11B20/18H03M13/23H03M13/25H03M13/31H03M13/41G06F11/10
    • H03M13/25H03M13/31
    • A method for constructing trellis codes and an apparatus for providing trellis codes with increased minimum distance between output sequences of partial response channels with constrained inputs. A Viterbi detector expands a conventional trellis structure for the channel incorporating additional states interconnected such that a preselected function associates each state in the trellis with an algebraic evaluation of a polynomial at a particular element of a finite field. The detector trellis is time-varying such that only certain values of the preselected function are allowed every m bits. The time-variation assures that there are no minimum distance extensions of erroneous sequences beyond a predetermined length in the trellis. Reliability of storage channels is desirably increased, because more noise is required to overcome the additional distance and cause an error in distinguishing the correct encoded sequence.
    • 一种用于构建网格码的方法,以及用于提供具有约束输入的部分响应信道的输出序列之间具有增加的最小距离的网格码的装置。 维特比检测器扩展用于通道的常规网格结构,该通道包含互连的附加状态,使得预选功能将网格中的每个状态与有限域的特定元素处的多项式的代数估计相关联。 检测器网格是时变的,使得每m位只允许预选功能的某些值。 时间变化确保了网格中没有超出预定长度的错误序列的最小距离延伸。 期望增加存储通道的可靠性,因为需要更多的噪声来克服附加距离并导致区分正确编码序列的错误。
    • 8. 发明申请
    • Construction Methods for Finite Fields with Split-optimal Multipliers
    • 具有分裂最优乘数的有限域的构造方法
    • US20140012889A1
    • 2014-01-09
    • US13541739
    • 2012-07-04
    • Lisa Fredrickson
    • Lisa Fredrickson
    • G06F7/44
    • G06F7/724
    • Improved multiplier construction methods facilitate efficient multiplication in finite fields. Implementations include digital logic circuits and user scaleable software. Lower logical circuit complexity is achieved by improved resource sharing with subfield multipliers. Split-optimal multipliers meet a lower bound measuring complexity. Multiplier construction methods are applied repeatedly to build efficient multipliers for large finite fields from small subfield components.An improved finite field construction method constructs arbitrarily large finite fields using search results from a small starting field, building successively larger fields from the bottom up, without the need for successively larger searches. The improved method constructs arbitrarily large finite fields with limited construction effort using a polynomial constant equal to the product of a deterministic product term and a selectable small field scalar. The polynomials used in the improved method feature sparse constants facilitating low complexity multiplication.
    • 改进的乘法器构造方法有助于有限域中的有效乘法。 实现包括数字逻辑电路和用户可缩放软件。 通过改进与子域乘法器的资源共享来实现较低的逻辑电路复杂度。 分裂最优乘法器满足下限测量复杂度。 乘法构造方法反复应用,为小型子场分量的大有限域建立有效乘数。 改进的有限域构造方法使用来自小起始场的搜索结果构建任意大的有限域,从下而上构建连续较大的场,而不需要连续更大的搜索。 改进的方法使用等于确定性乘积项和可选择的小场标量的乘积的多项式常数来构造具有有限构造力的任意大的有限域。 在改进的方法中使用的多项式特征稀疏常数,促进低复杂度乘法。
    • 9. 发明授权
    • High throughput Reed-Solomon encoder
    • 高通量Reed-Solomon编码器
    • US07082564B2
    • 2006-07-25
    • US10251774
    • 2002-09-23
    • Lisa FredricksonBomey Yang
    • Lisa FredricksonBomey Yang
    • H03M13/00
    • H03M13/158
    • Reed-Solomon encoders providing support for multiple codes in a simple architecture having a reduced number of Galois field multipliers. Rather than implementing n subfilters each representing an individual degree polynomial filter as in conventional Reed-Solomon encoder, multiple degree polynomials are factored in a way which is convenient to a desired plurality of Reed-Solomon codes. Thus, not only are the number of required Galois field multipliers reduced, but support for different Reed-Solomon codes is provided with a minimized number of Galois field multipliers. Preferred embodiments in compliance with the proposed 802.16.1 wireless standard support up to sixteen Reed-Solomon codes all within a single architecture, including sixteen subfilters, either cascaded or in parallel. Each of the individual filters balances and reduces critical path lengths in the Reed-Solomon encoder, and reduces the loading of critical nets, resulting in a Reed-Solomon encoder with a greater throughput for a given technology.
    • Reed-Solomon编码器在具有减少数量的伽罗瓦域乘法器的简单架构中提供对多个代码的支持。 与传统的里德 - 所罗门编码器一样,不是实现每个表示个体度多项式滤波器的n个子滤波器,而是以对所期望的多个Reed-Solomon码的方便的方式对多度多项式进行因子分解。 因此,不仅所需的伽罗瓦域乘法器的数量减少,而且对不同里德 - 所罗门码的支持被提供有最小数目的伽罗瓦域乘法器。 符合所提出的802.16.1无线标准的优选实施例在单个架构内支持多达16个Reed-Solomon码,包括级联或并行的16个子滤波器。 每个单独的滤波器平衡并减少Reed-Solomon编码器中的关键路径长度,并减少关键网络的负载,从而为给定技术带来更高吞吐量的Reed-Solomon编码器。