会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 3. 发明申请
    • Methods and apparatus to provide clock resynchronization in communication networks
    • 在通信网络中提供时钟重新同步的方法和装置
    • US20080159459A1
    • 2008-07-03
    • US11653534
    • 2007-01-16
    • Chung San Roger ChanRichard M. PrenticeWoo Jin Kim
    • Chung San Roger ChanRichard M. PrenticeWoo Jin Kim
    • H04L7/00
    • H04L7/033
    • Methods and apparatus to provide clock resynchronization in communication networks are disclosed. An example method of clock resynchronization disclosed herein comprises determining a vote based on adjacent samples occurring within a single bit interval in a sampled data stream, wherein the vote comprises an early vote when the adjacent samples indicate a sampling phase of a sampling clock is early relative to a center position in the bit interval and wherein the vote comprises a late vote when adjacent samples indicate the sampling phase is late relative to the center position, tracking a running difference between a number of early votes and a number of late votes in a plurality of votes corresponding to a plurality of adjacent samples, and adjusting the sampling phase when the running difference reaches a threshold.
    • 公开了在通信网络中提供时钟再同步的方法和装置。 本文公开的时钟重新同步的示例性方法包括基于在采样数据流中的单个位间隔内发生的相邻采样来确定投票,其中当相邻采样指示采样时钟的采样相位为早期相对时,投票包括早期投票 到所述比特间隔中的中心位置,并且其中所述投票包括晚期投票,当相邻样本指示所述采样阶段相对于所述中心位置较晚时,跟踪多个早期投票与多个晚期投票数之间的差异 的投票对应于多个相邻样本,并且当运行差达到阈值时调整采样相位。
    • 4. 发明授权
    • Self test of an electronic device
    • 电子设备的自检
    • US06397042B1
    • 2002-05-28
    • US09260600
    • 1999-03-02
    • Richard M. PrenticeMartin J. Izzard
    • Richard M. PrenticeMartin J. Izzard
    • H04Q720
    • H04L1/243
    • The present invention provides for improved loopback testing of an electronic communications device. The electronic communications device (50) includes a transmit serializer (16), a transmit output buffer (13), a first phase interpolator (52), a phase locked loop (42), a second phase interpolator (44), a receive deserializer (18), a receive input buffer (15), and phase adjust logic (46). The PLL (42) generates a timing signal in accordance with a reference clock signal (43). In one mode of operation, the transmit serializer (16) transmits data for output through the transmit output buffer (13) in accordance with the timing signal generated by the PLL (42). In another mode of operation, the phase interpolator (52) accepts as input the timing signal generated by the PLL (42). The phase interpolator (52) then generates an altered timing signal which the transmit serializer (16) uses to transmits data for output through the transmit output buffer (13) asynchronously from the timing signal of the receive deserializer (18).
    • 本发明提供了一种改进的电子通信设备的环回测试。 电子通信设备(50)包括发送串行器(16),发送输出缓冲器(13),第一相位内插器(52),锁相环路(42),第二相位内插器(44),接收解串器 (18),接收输入缓冲器(15)和相位调整逻辑(46)。 PLL(42)根据参考时钟信号(43)产生定时信号。 在一种操作模式中,发送串行器(16)根据由PLL(42)产生的定时信号,通过发送输出缓冲器(13)发送用于输出的数据。 在另一种操作模式中,相位插值器(52)接受由PLL(42)产生的定时信号作为输入。 相位插值器(52)然后产生改变的定时信号,发射串行器(16)使用它来发送数据,以便从接收解串器(18)的定时信号异步发送通过发送输出缓冲器(13)。