会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 1. 发明授权
    • Burst processing modem and related methods
    • 突发处理调制解调器及相关方法
    • US08238362B2
    • 2012-08-07
    • US12641096
    • 2009-12-17
    • Richard Hollingsworth CannonJohn Scott CrockettCris M. MamarilMark Dale
    • Richard Hollingsworth CannonJohn Scott CrockettCris M. MamarilMark Dale
    • H04J3/00H04B1/38
    • H04L1/0071H04L1/0045
    • A burst processing modem and related methods. Implementations of a first method of demodulating bursts from a plurality of channels may include receiving a plurality of channels from a received beam and separating the plurality of channels and storing a plurality of frames in a random access memory (RAM) array with a channelizer where each frame of the plurality of frames includes one or more bursts. The method may include serially reading, using a demodulator in response to receiving a timing signal, a desired burst from a frame stored in the RAM array wherein a burst time plan identifying the desired burst is used by a receive frame state machine to generate the timing signal. The method may include demodulating and decoding the desired burst using a demodulator and a decoder to produce a quantity of packet data, and sending the quantity of packet data to a specified destination.
    • 突发处理调制解调器及相关方法。 解调来自多个信道的突发的第一种方法的实现可以包括从接收的波束接收多个信道,并且分离多个信道并且在随机存取存储器(RAM)阵列中存储多个帧,其中每个信道 多个帧的帧包括一个或多个突发。 该方法可以包括串行读取,响应于接收定时信号使用解调器从存储在RAM阵列中的帧中的期望脉冲串,其中标识期望脉冲串的突发时间计划由接收帧状态机使用以产生定时 信号。 该方法可以包括使用解调器和解码器解调和解码期望的突发,以产生一定数量的分组数据,并将分组数据的数量发送到指定的目的地。
    • 2. 发明申请
    • BURST PROCESSING MODEM
    • BURST处理调制解调器
    • US20100091825A1
    • 2010-04-15
    • US12640887
    • 2009-12-17
    • Richard Hollingsworth CannonJohn Scott CrockettCris M. MamarilMark Dale
    • Richard Hollingsworth CannonJohn Scott CrockettCris M. MamarilMark Dale
    • H04L5/16
    • H04L1/0071H04L1/0045
    • A burst processing modem. Implementations may include a receive side including a channelizer adapted to process a plurality of channels and write a plurality of frames to a receive RAM array. A receive frame state machine may be adapted to generate a timing signal using a burst time plan for the plurality of frames. A demodulator may be coupled with the receive RAM array and adapted to read from the receive RAM array only the one or more bursts from the plurality of frames indicated by the timing signal. A transmit side may include a modulator coupled with a transmit frame state machine, with a transmit RAM array, and a combiner bank. The combiner bank may read the modulated plurality of channels from the transmit RAM array and assemble a plurality of frames using a timing signal generated from a burst time plan by the transmit frame state machine.
    • 突发处理调制解调器 实现可以包括接收侧,包括适于处理多个信道并且将多个帧写入接收RAM阵列的信道化器。 接收帧状态机可以适于使用针对所述多个帧的突发时间计划来生成定时信号。 解调器可以与接收RAM阵列耦合,并且适于仅从接收RAM阵列读取来自由定时信号指示的多个帧中的一个或多个突发。 发送侧可以包括与发送帧状态机耦合的调制器,发送RAM阵列和组合器组。 组合器组可以从发送RAM阵列读取经调制的多个信道,并使用由发送帧状态机从突发时间计划生成的定时信号来组合多个帧。
    • 3. 发明申请
    • BURST PROCESSING MODEM
    • BURST处理调制解调器
    • US20120128047A1
    • 2012-05-24
    • US13363254
    • 2012-01-31
    • Richard Hollingsworth CannonJohn Scott CrockettCris M. MamarilMark Dale
    • Richard Hollingsworth CannonJohn Scott CrockettCris M. MamarilMark Dale
    • H04B1/38
    • H04L1/0071H04L1/0045
    • A burst processing modem. Implementations may include a receive side including a channelizer adapted to process a plurality of channels and write a plurality of frames to a receive RAM array. A receive frame state machine may be adapted to generate a timing signal using a burst time plan for the plurality of frames. A demodulator may be coupled with the receive RAM array and adapted to read from the receive RAM array only the one or more bursts from the plurality of frames indicated by the timing signal. A transmit side may include a modulator coupled with a transmit frame state machine, with a transmit RAM array, and a combiner bank. The combiner bank may read the modulated plurality of channels from the transmit RAM array and assemble a plurality of frames using a timing signal generated from a burst time plan by the transmit frame state machine.
    • 突发处理调制解调器 实现可以包括接收侧,包括适于处理多个信道并且将多个帧写入接收RAM阵列的信道化器。 接收帧状态机可以适于使用针对所述多个帧的突发时间计划来生成定时信号。 解调器可以与接收RAM阵列耦合,并且适于仅从接收RAM阵列读取来自由定时信号指示的多个帧中的一个或多个突发。 发送侧可以包括与发送帧状态机耦合的调制器,发送RAM阵列和组合器组。 组合器组可以从发送RAM阵列读取经调制的多个信道,并使用由发送帧状态机从突发时间计划生成的定时信号来组合多个帧。
    • 4. 发明授权
    • Burst processing modem
    • 突发处理调制解调器
    • US08107515B2
    • 2012-01-31
    • US12640887
    • 2009-12-17
    • Richard Hollingsworth CannonJohn Scott CrockettCris M. MamarilMark Dale
    • Richard Hollingsworth CannonJohn Scott CrockettCris M. MamarilMark Dale
    • H04B1/38H04L5/16
    • H04L1/0071H04L1/0045
    • A burst processing modem. Implementations may include a receive side including a channelizer adapted to process a plurality of channels and write a plurality of frames to a receive RAM array. A receive frame state machine may be adapted to generate a timing signal using a burst time plan for the plurality of frames. A demodulator may be coupled with the receive RAM array and adapted to read from the receive RAM array only the one or more bursts from the plurality of frames indicated by the timing signal. A transmit side may include a modulator coupled with a transmit frame state machine, with a transmit RAM array, and a combiner bank. The combiner bank may read the modulated plurality of channels from the transmit RAM array and assemble a plurality of frames using a timing signal generated from a burst time plan by the transmit frame state machine.
    • 突发处理调制解调器 实现可以包括接收侧,包括适于处理多个信道并且将多个帧写入接收RAM阵列的信道化器。 接收帧状态机可以适于使用针对所述多个帧的突发时间计划来生成定时信号。 解调器可以与接收RAM阵列耦合,并且适于仅从接收RAM阵列读取来自由定时信号指示的多个帧中的一个或多个突发。 发送侧可以包括与发送帧状态机耦合的调制器,发送RAM阵列和组合器组。 组合器组可以从发送RAM阵列读取经调制的多个信道,并使用由发送帧状态机从突发时间计划生成的定时信号来组合多个帧。
    • 5. 发明授权
    • Burst processing modem
    • 突发处理调制解调器
    • US08811460B2
    • 2014-08-19
    • US13363254
    • 2012-01-31
    • Richard Hollingsworth CannonJohn Scott CrockettCris M. MamarilMark Dale
    • Richard Hollingsworth CannonJohn Scott CrockettCris M. MamarilMark Dale
    • H04B1/38H04L5/16H04L1/00
    • H04L1/0071H04L1/0045
    • A burst processing modem. Implementations may include a receive side including a channelizer adapted to process a plurality of channels and write a plurality of frames to a receive RAM array. A receive frame state machine may be adapted to generate a timing signal using a burst time plan for the plurality of frames. A demodulator may be coupled with the receive RAM array and adapted to read from the receive RAM array only the one or more bursts from the plurality of frames indicated by the timing signal. A transmit side may include a modulator coupled with a transmit frame state machine, with a transmit RAM array, and a combiner bank. The combiner bank may read the modulated plurality of channels from the transmit RAM array and assemble a plurality of frames using a timing signal generated from a burst time plan by the transmit frame state machine.
    • 突发处理调制解调器 实现可以包括接收侧,包括适于处理多个信道并且将多个帧写入接收RAM阵列的信道化器。 接收帧状态机可以适于使用针对所述多个帧的突发时间计划来生成定时信号。 解调器可以与接收RAM阵列耦合,并且适于仅从接收RAM阵列读取来自由定时信号指示的多个帧中的一个或多个突发。 发送侧可以包括与发送帧状态机耦合的调制器,发送RAM阵列和组合器组。 组合器组可以从发送RAM阵列读取经调制的多个信道,并使用由发送帧状态机从突发时间计划生成的定时信号来组合多个帧。
    • 6. 发明申请
    • BURST PROCESSING MODEM AND RELATED METHODS
    • BURST处理调制解调器及相关方法
    • US20100091777A1
    • 2010-04-15
    • US12641096
    • 2009-12-17
    • Richard Hollingsworth CannonJohn Scott CrockettCris M. MamarilMark Dale
    • Richard Hollingsworth CannonJohn Scott CrockettCris M. MamarilMark Dale
    • H04L12/56H04J3/24
    • H04L1/0071H04L1/0045
    • A burst processing modem and related methods. Implementations of a first method of demodulating bursts from a plurality of channels may include receiving a plurality of channels from a received beam and separating the plurality of channels and storing a plurality of frames in a random access memory (RAM) array with a channelizer where each frame of the plurality of frames includes one or more bursts. The method may include serially reading, using a demodulator in response to receiving a timing signal, a desired burst from a frame stored in the RAM array wherein a burst time plan identifying the desired burst is used by a receive frame state machine to generate the timing signal. The method may include demodulating and decoding the desired burst using a demodulator and a decoder to produce a quantity of packet data, and sending the quantity of packet data to a specified destination.
    • 突发处理调制解调器及相关方法。 解调来自多个信道的突发的第一种方法的实现可以包括从接收的波束接收多个信道,并且分离多个信道并且在随机存取存储器(RAM)阵列中存储多个帧,其中每个信道 多个帧的帧包括一个或多个突发。 该方法可以包括串行读取,响应于接收定时信号使用解调器从存储在RAM阵列中的帧中的期望脉冲串,其中标识期望脉冲串的突发时间计划由接收帧状态机使用以产生定时 信号。 该方法可以包括使用解调器和解码器解调和解码期望的突发,以产生一定数量的分组数据,并将分组数据的数量发送到指定的目的地。
    • 9. 发明申请
    • SIGNAL FILTERING SYSTEM AND RELATED METHODS
    • 信号滤波系统及相关方法
    • US20110287730A1
    • 2011-11-24
    • US13196800
    • 2011-08-02
    • Richard M. MillerCris M. Mamaril
    • Richard M. MillerCris M. Mamaril
    • H04W4/00
    • H04B1/123Y10S430/111Y10S430/122Y10S430/126
    • A signal filtering system for a frequency reuse system. A first implementation may include a downlink baseband signal, coupled to a downlink bandwidth filter, including a composite received signal including at least an interfering signal and a signal of interest, each having a composite bandwidth, a first bandwidth, and a second bandwidth, respectively. An uplink baseband signal may be included, coupled to an uplink bandwidth filter, having a replica of the interfering signal corresponding with the interfering signal and having an interference bandwidth. A baseband processing module may be coupled with the downlink bandwidth filter and the uplink bandwidth filter and may be configured to cancel the interfering signal from the composite received signal using the replica of the interfering signal. The downlink bandwidth filter may be configured to reduce the composite bandwidth and the uplink bandwidth filter may be configured to reduce the interference bandwidth.
    • 一种用于频率复用系统的信号滤波系统。 第一实现可以包括耦合到下行链路带宽滤波器的下行链路基带信号,其包括分别包括至少干扰信号和感兴趣的信号的复合接收信号,每个具有复合带宽,第一带宽和第二带宽 。 可以包括耦合到上行链路带宽滤波器的上行链路基带信号,其具有与干扰信号对应的干扰信号的副本并具有干扰带宽。 基带处理模块可以与下行链路带宽滤波器和上行链路带宽滤波器耦合,并且可以被配置为使用干扰信号的副本从复合接收信号中消除干扰信号。 下行链路带宽过滤器可以被配置为减少复合带宽,并且可以配置上行链路带宽过滤器以减少干扰带宽。