会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 4. 发明授权
    • Hardware assisted ATA command queuing
    • 硬件辅助ATA命令排队
    • US06901461B2
    • 2005-05-31
    • US10334840
    • 2002-12-31
    • Joseph A. Bennett
    • Joseph A. Bennett
    • G06F3/06G06F13/14G06F13/28G06F13/38
    • G06F13/385G06F3/0601G06F2003/0692
    • One embodiment involves having a processor writing disk drive command information for a number of data transactions to cacheable system memory. The processor then performs a single write transaction to a disk drive host controller. The disk drive host controller then causes a DMA transfer to occur which reads the command information located in system memory and stores the command information in a queue. Once the host controller has the command information, it programs the disk drive with information corresponding to a queue entry over a serial interconnect. The disk drive signals an interrupt after it processes the command information. The disk drive host controller does not forward the interrupt to the processor, but services the interrupt itself. The disk drive host controller reads from the disk drive to determine the disk drive status. The disk drive can signal that it is ready to execute the programmed command, or it can signal that it is not ready to perform the programmed command but is ready to receive additional command programming information corresponding to another queue entry, or it may signal that it is ready to execute a previously programmed command. The disk drive host controller then performs the required operations using the information stored in the queue without involving the processor. Because the processor is only involved in setting up a command block in system memory and in signaling the disk drive host controller that the command block is ready for reading, the processor is freed up to perform other tasks and overall system performance is improved.
    • 一个实施例涉及将处理器将用于多个数据事务的磁盘驱动器命令信息写入可高速缓存的系统存储器。 然后,处理器对磁盘驱动器主机控制器执行单个写入事务。 然后,磁盘驱动器主机控制器发生DMA传输,其中读取位于系统存储器中的命令信息,并将命令信息存储在队列中。 一旦主机控制器具有命令信息,它将通过串行互连对具有与队列条目相对应的信息来对磁盘驱动器进行编程。 磁盘驱动器在处理命令信息后发出中断信号。 磁盘驱动器主机控制器不会将中断转发给处理器,而是自动为中断服务。 磁盘驱动器主机控制器从磁盘驱动器读取以确定磁盘驱动器状态。 磁盘驱动器可以指示它准备好执行编程的命令,或者它可以发信号通知它没有准备好执行编程的命令,但是准备好接收与另一个队列条目相对应的附加命令编程信息,或者它可以发信号 准备执行以前编程的命令。 然后,磁盘驱动器主机控制器使用存储在队列中的信息来执行所需的操作,而不涉及处理器。 由于处理器仅涉及在系统存储器中设置命令块,并且在向盘驱动器主机控制器发信号通知命令块准备好进行读取时,处理器将被释放以执行其他任务,并提高整体系统性能。
    • 9. 发明授权
    • Processing replies to request packets in an advanced switching context
    • 处理在高级切换环境中回复请求数据包
    • US07260661B2
    • 2007-08-21
    • US10934640
    • 2004-09-03
    • James BuryMark SullivanJoseph A. Bennett
    • James BuryMark SullivanJoseph A. Bennett
    • G06F13/42
    • H04L47/10H04L47/39
    • An apparatus communicates with an advanced switching (AS) fabric. The apparatus includes a transmit engine that generates a request packet for transmission to the AS fabric. The transmit engine associates a first transaction identifier with the request packet. A receive engine receives a reply packet in response to the request packet. The reply packet contains a second transaction identifier. The receive engine compares the first transaction identifier to the second transaction identifier. If the first transaction identifier matches the second transaction identifier, the receive engine decides to store data from the reply packet at an address associated with the first transaction identifier.
    • 设备与高级交换(AS)结构进行通信。 该装置包括发送引擎,其生成用于传输到AS结构的请求分组。 发送引擎将第一事务标识符与请求分组相关联。 接收引擎响应于请求分组接收应答分组。 应答包包含第二个事务标识符。 接收引擎将第一事务标识符与第二事务标识符进行比较。 如果第一事务标识符与第二事务标识符匹配,则接收引擎决定将来自应答分组的数据存储在与第一事务标识符相关联的地址处。